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Modified and new measurement techniques were developed for determin- 
ing the carrier generation-recombination (G-R) parameters in silicon solar cell 
material under carrier deficit and low-level carrier excess conditions using 
MOS-based test structures. The structures mainly consisted of ring-dot MOS- 
Capacitors (MOS-C) and Schottky-Drained Gate-Controlled Diodes (SGCD). 
Sample G-R parameters were extracted from n-type high quality silicon solar 
cell material. Additional measurements were also performed on low-quality n- 
type silicon substrates for comparison purposes.
The photoaccelerated MOS-C Capacitance-time (C-t) transient measure- 
ment technique, modified from the standard C-t method, allows one to drasti- 
cally reduce the observation time in deducing the carrier generation lifetime 
(Tg) by simply illuminating the test structure during the transient. In applying 
the technique to MOS-C’s (which exhibited generation lifetime on the order of 
I msec) the observation time was reduced by approximately an order of magni- 
tude. This is important in dealing with solar cell material because of typically 
long generation lifetimes.
The SGCD structure, which consisted of an extended Schottky diode 
located next to an MOS-C, was developed and utilized for extracting the
surface generation velocity (sg). The measurement is based on recording two 
C-t transients at Vd = 0  and at Vd = V t , respectively. The structure has a 
distinct advantage Over the conventional PN  junction GCD in that it is only 
slightly more complicated to fabricate and interrogate than a simple MOS-C. 
It Was also demonstrated that steady-state deep-depletion C-V characteristics 
can be obtained using the SGCD structure.
An MOS-C photo/forward-sweep measurement technique was primarily 
developed to extract the recombination lifetime (rp for n-type substrates) under 
low-level carrier excess conditions. The new technique is based on the change 
in inversion capacitance in response to a set of illumination and forward-sweep 
voltages applied to the MOS-C. The technique conveniently allows one to 
extract the recombination lifetime under room temperature conditions and was 
Successfully applied to MOS-C’s fabricated on high quality silicon solar cell 
substrates.
C H A PT E R  I  
IN T R O D U C T IO N
Carrier generation-recombination (G-R) is one of the major fundamental 
processes which influences the characteristics and eventually dictates the 
performance of semiconductor devices. In the area of silicon solar cell design, 
one of the criteria for achieving high energy conversion efficiency is to 
minimize carrier generation-recombination rates throughout the device, i.e., in 
the bulk and at the surfaces [1-4]. A proper characterization of carrier 
generation-recombination is, therefore, a key requirement prior to further cell 
improvements.
While today’s silicon substrates used in solar cell fabrication are of high 
quality, it is the subsequent wafer processing which inevitably introduces 
Anintended impurities into the substrates [5,6], hence increases undesirable 
generation-recombination rates and ultimately degrades the cell performance. 
Consequently and logistically, test structures built on processed solar cell 
substrates should be employed for the characterization of carrier generation 
and recombination. In this work, Metal-Oxide-Semiconductor (MOS)-based 
test structures were utilized for the generation-recombination measurements. 
As will be detailed in the Research Overview, the work described in this 
writing is in fact a portion of a larger research program; cited MOS-based 
measurements were developed as a correlation technique for characterizing 
carrier generation-recombination in processed silicon solar cell material.
The two parameters used to characterize carrier generation are generation 
lifetime (rg) and surface generation velocity (sg), which describe the bulk and 
surface generation respectively. Similarly, recombination lifetime (rr) and 
surface recombination velocity (sr) are the corresponding parameters for 
characterizing carrier recombination. Tg and rr are different from, but related 
to, each other under certain conditions [7]. A similar statement can be made 
for Sg and sr. For silicon solar cell material with minimal carrier generation- 
recombination rates, both Tg and Tr are expected to be large in magnitude
whereas sg and sr are projected to be small. Ideally, one would like to 
determine all four parameters using the same test structure. In reality, 
however, one or two of the mentioned parameters are typically determined 
with a given device. Herein, we describe and illustrate modified or new 
techniques developed for the determination of rg, sg and rr in processed solar 
cell material using MOS-based test structures. -
1.1 L ite ra tu re  Review
1.1.1 G enera l O verview
A survey of lifetime measurement techniques in 1968 yielded 300 papers 
published during the period from 1949-1967 [8]; and it is undoubtedly safe to 
speculate that an equivalent or greater number of papers have been published 
since 1967. There are at least forty lifetime measurement techniques available 
today [9,10], and additional techniques are under continuous development; 
Understandably, it would be difficult, if not impossible, to give a thorough and 
direct comparison of the techniques. The measurements, however; can be 
grouped into two general categories. The first category includes those 
techniques which are performed on bulk substrates (and which are therefore of 
limited interest herein). Major approaches include photoconductivity decay 
[11], surface photovoltage [12], and the photoelectromagnetic method [13].
The second category involves measurements which require the use of test 
structures such as PN  junctions, gate-controlled diodes and MOS-Capacitors 
(MOS-C). In particular, PN junctions with different configurations have been 
extensively employed for extracting Tr and sr. Major measurement techniques 
such as spectral response [14,15], open-circuit voltage decay and short-circuit 
current decay [16-20] are frequently used for extracting rr. While the use of a 
PN junction is an apparently logical choice for measuringTr in solar cell work, 
difficulties are often encountered in interpreting results. For example, the 
carrier recombination process may be influenced by band-gap narrowing and 
Auger recombination [21-23] associated with heavy doping effects.
The gate-controlled diode (GCD) [24,25], which consists of a PN junction 
surrounded by an MOS-C, is another popular test structure. It has been 
widely used for both sg and Tg measurements. Unfortunately, Pierret and 
Pierret et al [26,27] have shown that in order to deduce the true sg parameter,
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the dimension of the MOS-C gate must be less than or approximately equal to 
the carrier’s effective diffusion length in the silicon surface channel. This 
tends to complicate the configuration and fabrication of the GCD [28].
Because of its fabrication and interpretational simplicity, the MOS- 
Capacitor is perhaps the most frequently employed carrier generation- 
recombination test structure. The majority of experimental results presented 
herein are derived from standard or modified MOS-Cs. A more detailed 
review of published MOS-C-based measurement techniques is given in the next 
two subsections.
1.1.2 MOS-C Carrier Generation Studies
Various methods have been developed for the determination of generation 
lifetime and/or surface generation velocity rising the MOS-C test structure. 
These methods, when classified according to the type of perturbation applied 
to the MOS-C, can be grouped into pulsed gate voltage techniques and voltage
sweep techniques. All measurement techniques, nevertheless, are commonly 
based on the response (mostly capacitance response) of the MOS-C after it is 
driven into deep depletion. The pulsed MOS-C Capacitance-time (C-t) 
transient method was first introduced by Jund and Poirier [29] to extract rg. 
In the Jimd and Poirier measurement, the MOS-C was initially biased under 
accumulation conditions. It was then suddenly switched from accumulation to 
deep depletion by application of a large inverting gate voltage step (commonly 
referred to as pulsed voltage). The capacitance response was then recorded as 
a function of time as carriers were thermally generated, relaxing the MOS-C 
to equilibrium inversion. The original analysis of the C-t transient performed 
by Jund and Poirier was incorrect; the minority carrier generation rate was 
assumed to be proportional to the rate of change in depletion width. 
Consequently, rg was incorrectly deduced.
A  more detailed analysis of the C-t transient was later given by Zerbst 
[30]. Two major modifications were introduced. First, an additional 
generation component associated with the gated surface was included, The 
surface generation rate was assumed to be constant throughout the transient. 
Second, carriers were noted to be generated in only a portion of the depletion 
region. The second modification was important because of a rapidly 
decreasing generation rate near the edge of the depletion region. W ith the 
above changes, a plot of —d(Co/C)2/d t versus CF/C —I (commonly referred to
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as Zerbst plot) was constructed from the measured C-t transient; Cq is the 
oxide capacitance and C is the instantaneous capacitance at time t  during the 
transient. The generation lifetime and the gated surface generation velocity 
were then derived, respectively, from the linear slope of the plot and the 
extraphlated —d(C0/C )2/d t  axis.
Heiman [31] simplified Zerbst’s analysis by neglecting the gated surface 
generation component. He pointed out that Zerbst’s assumption of a constant 
gated surface generation rate throughout the transient was incorrect: once an 
inversion layer was formed, the surface states were filled by minority carriers 
and subsequently the gated surface generation rate should be reduced. The 
simplification meant that Tg could be obtained by measuring C and dC /d t at 
any point on the C-t curve. While the method allows one to determine rg 
rapidly, the value obtained is sensitive to point chosen on the C-t curve and is 
typically inaccurate.
Huang [32] published an analysis similar to that performed by Heiman. 
He also assumed that the capacitance change was caused solely by carrier 
generation inside the depletion region, and hence repeated the Heiman mistake 
in extracting rg.
Schroder et al [33,34] first noted the importance of lateral surface 
generation, a carrier generation component which was previously ignored, on 
the general behavior of the C-t transient and the corresponding Zerbst plot. 
The lateral surface region, which is depleted of carriers and hence gives rise to 
lateral surface generation, is an extension of the depletion region beyond the 
gate periphery. Assuming that the width of the laterally depleted surface was 
the same as the width of the depletion region, they showed that the generation 
parameter deduced from the Zerbst plot was not the true lifetime, but an 
effective generation lifetime (Tg). Tg is a function of Tg, sg and the P /A  ratio; P 
and A are respectively the perimeter and area of the MOS-C gate. For a given 
Sg (which is typically small for a properly processed MOS-C), it is important to 
employ MOS-Cs of large dimension so as to minimize the error in deducing 
the true generation lifetime. In addition, since the gated surface generation is 
reduced once an inversion layer is formed, the extrapolated intercept of the 
Zerbst plot should not be interpreted as the surface generation velocity.
Noticing the dependence of the lateral surface generation on the 
perimeter to area ratio, Kano e t al [35] proposed to measure Tg and Sg using 
MOS-Cs of different radii. However, since both Tg and sg vary from device to 
device across the wafer surface, the proposed method is in general
inapplicable.
A similar approach was given by Rabbani et al [36]. Capacitors of 
varying perimeter to area ratio were used. They considered not only the 
lateral surface generation but also accounted for the lateral volume generation 
of the extended depletion region. Since their method also relies on several 
capacitors (each with its own Tg and sg) to extract a single value of Tg and sg, 
the technique has the same disadvantage as that of Kano.
Calzolari et al [37,38] showed that by measuring both the C-t and I-t 
transients, where I is the external current, Tg and sg could be determined from 
the plot of I versus ( l/C  — l/Cp). The measurement procedures are slightly 
complicated because two correlated measurements are required.
A pulsed I-t transient method was implemented by Trullemans et al [39]; 
Tg was evaluated from the I-t data at t= 0 .  Since Tg was determined from only 
one point, namely the data point at t= 0 ,  the response time of the 
measurement system has to be taken into account. Moreover, the extraction 
of Tg is expected to be inaccurate because the surface generation rate is highest 
at t= 0 . \ :
I A graphical scheme was developed by Pierret [40] for the rapid 
determination of Tg using three points on the C-t curve. The merit of the 
approach is no lengthy data manipulation is required. The Crt curve, 
however, must be "well-behaved".
Yue et al [41] also developed a fast extrapolation technique for 
determining Tg. Instead of waiting for the complete recovery of the 
capacitance, a time t0 is arbitrarily chosen to end the measurement. The total 
recovery (transient) time, ta, is then extrapolated from a InW vs t  plot; W is 
the depletion width computed from the capacitance. One then calculates Tg 
using the extrapolated ts value and an additional capacitance-time information 
obtained at any point on the C-t curve. The extracted Tg, however, can be 
quite inaccurate if the measurement time, t0, is not properly chosen (which, 
unfortunately, is an arbitrary parameter). One may have to repeat several 
measurements using different t 0 values in order to achieve a greater degree of 
confidence in rg results.
Keller [42] instituted a major modification of measurement procedures. 
Instead of recording a complete C-t curve, he sampled various portions of the 
C-t transient by periodically pulsing the MOS-C with different voltage 
magnitudes. Before each pulse was applied, the nonequilibrated MOS-C was
rapidly restored to the equilibrium inversion by illuminating the device. In 
this way the measurement time is reduced. The instrumentation setup is, 
however, quite complicated.
As mentioned before, a second group of Tg measurement methods can be 
generally classified as voltage sweep techniques. Historically, Pierret [43] Was 
the first to introduce the linear voltage sweep technique for determining rg. 
This nonpulse method is based upon the C-V characteristics of the MOS-C in 
response to a linear voltage sweep creating deep depletion conditions. For a 
given sweep rate R, the deeply-depleted capacitance will eventually saturate at 
some point (Csat) after application of the sweep. A set of linear-sweep curves 
are recorded and a plot of R versus (Cp/Csat — I) is constructed. This plot is 
identical, in information content, to the Zerbst plot. For long lifetime devices, 
the experimental observation time can be quite lengthy and there may also be 
some question as to whether the capacitance has truely saturated.
Subsequently a modified linear sweep technique was proposed by Pierret and 
Small [44]. In the modified method, a preselected deep-depletion capacitance 
was maintained at a constant value by adjusting the sweep rate. This is 
accomplished using a bias supply circuit.
Using a dot-dual ring MOS-G structure, Small and Pierret [45] developed 
a "subtraction" method based on the modified linear sweep technique. In the 
substration method one can separate the depletion region generation and the 
lateral surface generation. Their method allows one to accurately determine 
Tg and estimate sg.
Using the modified linear sweep method, both Eades et al [46] and Hof et 
al [47] performed measurements on single-dot capacitors of different perimeter 
to area ratio in an attem pt to separate rg and sg. Their methods are of 
limited application since rg and Sg vary from device to device across the wafer 
surface.
Gorban et al [48] modified the analysis of the linear sweep method by 
accounting for the dependence of Sg on the inversion charge density. The 
technique was based upon non-equilibriUm C and dC/dV measurements at a 
given sweep rate. However, such dependence is typically negligible.
A triangular voltage sweep technique was later developed by Tahiguchi et 
al [49]. It utilized both reverse Sweep (from inversion towards deeper 
depletion) and forward sweep. While the measurement time for acquiring 
experimental data is reduced, the time to extract Tg and sg is lengthened
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because a family of graphical curves has to be generated prior to data 
analysis.
Lin [50] also used the triangular voltage sweep method and related rg to 
the slopes of the forward and reverse swept C-V curves evaluated at a chosen 
deep-depleted capacitance. The measurement is simple but the inaccuracy in 
determining the slopes typically introduces unacceptable error in Tg.
As a final observation: of the many available measurement methods, the 
pulsed C-t transient technique has remained as one of the most widely-used 
methods for extracting rg. The technique is well established not only because 
of its simplicity in measurement, but also due to the emergence of automated 
data acquisition and computer analysis. The pulsed C-t technique (either in 
standard or modified form) constitutes the major analytical tool employed in 
this work.
1.1.3 MOS-C Carrier Recombination Studies
The measurement of the carrier recombination lifetime using the MOS-C 
was first performed by Tomanek [51] in 1969. In his method, the MOS-C was 
initially biased into inversion. Under this condition, an inversion layer of 
minority carriers was formed underneath the interface. The MOS-G was then 
momentarily pulsed from inversion to accumulation. Consequently, the 
minority carriers became excess carriers and gradually recombined in the bulk 
of the MOS-C. Right after the termination of the pulse, the MOS-C was 
deeply depleted, and the remaining excess minority carriers —  those that did 
not recombine during the pulse time — were drawn back to the interface. 
The amount of recombined carriers, <5>Q, was computed from the capacitances 
recorded before and after the pulse. Assuming a simple decreasing- 
exponential relationship between carrier concentration and time, Tomanek 
constructed a semilog plot of £Q versus <$t, where <5t is the pulse duration, and 
deduced rr from the slope of the plot. One problem with the method was the 
assumption that there was no variation of surface state charge during the 
pulsing period. This assumption is incorrect; surface states do introduce an 
error in the 5Q measurements. Another disadvantage is that the measurement 
time is comparable to rr, which is typically on the order of microseconds.
Calzolari et al [52] later extended and modified Tomanek’s method. 
Additional factors which might affect the measurements were evaluated;
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namely, high level carrier injection, lateral diffusion of minority carriers and 
the surface state effect. Modifications of the measurement included pulsing 
the MOS-C from inversion to flatband conditions (hence reducing the surface 
state effect), and monitoring the change in minority carrier concentration 
directly with an electrometer. Their experimental semilog 17 versus 5t plots, 
where r) is the normalized residual minority charge, always deviated from the 
theoretical unity intercept on the 77-axis. They concluded that the deviation 
was caused by surface states.
Hillen et al [53,54] re-examined the analysis given by Calzolari et al and 
suggested that both surface states and the incomplete return of minority 
carriers accounted for the non-ideal rj-St observation.
Tomanek’s carrier injection scheme Was also adopted and modified by 
Wei et al [55] for determining rr. To minimize the surface state effect, the 
MOS-C was again never pulsed into accumulation. An approximate diffusion 
model, which included the incomplete return of minority carriers, was 
developed. The resultant analysis showed that the renuuhihg'- :
recombined) minority carriers did not follow the simple decreasing-exponential 
dependence on the pulse width. Experimentally, device lags (the fraction of 
injected minority carriers) were measured for a set of pulse widths. rr was 
then varied to fit the measured data and was subsequently determined when a 
best fit was obtained. The lag measurements, however, are very complicated 
as a correction must be made for each measured data point during the data 
analysis;
An alternate scheme to create excess carriers inside the MOS-C, as 
suggested by C. St. L. Rhodes et al [56], was to illuminate the back side of the 
MOS-C. In the cited measurement, the pulsed C-t transient response of the 
illuminated MOS-C was mainly due to the photogenerated minority carriers. 
The requirement of incorporating an aperture in the back metallization, 
however, greatly complicates the proposed measurement.
A different approach was introduced by D. K. Schroder et al [57,58] for 
determining rr. The technique involved measuring the pulsed C-t transient at 
elevated temperatures. The underlying principle is based on the dominance of 
the quasi-neutral bulk generation over the depletion region generation at high 
temperatures. When the dominance occurs, a plot of 1—(Cj/C)2 versus t 
should reveal a linear characteristic; Ci is the initial capacitance at t== 0. rr is 
then deduced from the constant slope of the plot. M. Aminzadeh et al [59] 
extended Schroder’s method and showed that, as the area of the MOS-C
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decreases, lateral quasi-neutral bulk generation must be accounted for to 
obtain an accurate T1 determination. While Schroder’s method is convenient 
for extracting rr, the method is of limited utility since T1 is often a function of 
temperature [60,61].
1.2 Research Overview And Thesis Organization
As pointed out in the preceding introduction, one of the design criteria 
for improving the silicon solar cell performance is to minimize carrier 
generation-recombination rates. The generation-recombination rates, in turn, 
are closely related to processing. As a result, appropriate test structures, 
together with a systematic measurement approach, must be employed to 
characterize carrier generation-recombination.
The goal of the overall research program was to develop reliable 
diagnostic measurement techniques which were capable of extracting the 
desired generation-recombination parameters systematically and 
unambiguously over a broad range of excitation conditions. Two 
complimentary measurement approaches were adopted, and pursued in 
parallel, for achieving the cited goal. The first approach (under development 
by the author’s colleague, Fati Sanii) was to employ infra-red free Carrier 
absorption for determining T1 and Sr under various carrier excess conditions. 
The second approach, which is the author’s research domain, was to establish 
MOS-based measurement techniques for providing generation-recombination 
information under carrier deficit and low-level carrier access conditions. It 
should be noted that the MOS-based measurement methods pursued by the 
author were envisioned in part as a means of checking, or at least correlating, 
the results derived from the highly-novel infra-red free carrier absorption 
measurement method.
The remainder of the thesis is organized as follows. In Chapter 2, 
background information are provided which include a brief review of carrier 
G-R statistics, the establishment of expressions for the four carrier G-R 
parameters (rg, sg, rr and Sr) and their relationships to the G-R rates. In 
addition, the measurement concepts for extracting the carrier G-R parameters 
is also qualitatively introduced, followed by a concise review of the standard 
pulsed MOS-C C-t transient analysis. Next, the general wafer processing 
steps, test structure fabrication procedures and three measurement set-ups are 
described and summarized in Chapter 3. In Chapter 4, the determination of
10
generation parameters using modified C-t techniques are explained and 
illustrated. Chapter 5 is entirely devoted to the presentation of a new 
technique for extracting the recombination lifetime. Lastly, a summary and 
conclusion are given in Chapter 6.
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CHAPTER 2
CARRIER G-R PARAMETERS AND MEASUREMENT CONCEPTS
j There are different kinds of carrier G-R processes. For silicon, which is 
aln indirect bandgap material, the dominant G-R process is that which 
proceeds via G-R centers located within the silicon bandgap. These G-R 
centers can be envisioned as stepping stones for the carriers. For a 
nondegenerate semiconductor, the indirect carrier G-R is best described by 
Shockley-Read-Hall (SRH) statistics [62,63].
According to the spatial origins, carrier G-R can be respectively classified 
as bulk and surface G-R. In particular, the surface that we are interested in is 
the Sid2-S i interface, since it is the basic surface constituent of MOS-based 
test structures. The two parameters used to characterize carrier generation 
are generation lifetime (Tg) and surface generation velocity (sg). In a like 
manner, the corresponding parameters for characterizing carrier 
recombination are the recombination lifetime (Tr ) and surface recombination 
velocity (Sr ) .
In this chapter, the SRH formalism of the bulk carrier G-R statistics is 
briefly reviewed. Next, expressions are established for rg and Tr corresponding 
to carrier deficit and low-level carrier excess conditions, respectively. A 
s im ila r a n a lysis for the surface G-R statistics is then examined. This 
eventually leads to general expressions for sg and sr. Following the 
establishment of carrier G-R relationships, we present a qualitative overview 
of the measurement concepts for obtaining Tg and Tr using an MOS-Capacitor. 
This preview lays the groundwork for comprehending a more detailed analysis 
of measurement techniques presented later on in Chapter 4 and 5. Finally, we 
review the analysis of the standard C-t transient technique, a review which 
serves as a basis for subsequent modifications.
2.1 Bulk And Surface Gr-R Relationships
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GeneralBulkRelationships
ixi- n-bulk silicon substrate the electron is the majority carrier 
whereas the hole is the minority carrier. The carrier concentrations in the 
substrate are given by
n =  n0 +  fin (2.1a)
and
P - P &  +  %  (2.1b)
where n0(p0) is the equilibrium electron (hole) concentration [cm-3], fin(fip) is 
the excess or deficit electron (hole) carrier concentration [cm-3] relative to 
equilibrium, and n(p) is the total electron (hole) concentration [cm-3].
The four basic transitions of electrons and holes via single level G-R 
centers of energy E-j are illustrated in Fig. 2.1. Transition (a) and (b) 
represent the electron capture and emission from E<p, respectively. Similarly, 
transition (c) and (d) describe the capture and emission of holes from E-p. The 
generation-recombination of an electron-hole (e-h) pair can be depicted as a 
combination of these transitions. Transition (b) and (d) result in an e-h pair 
generation, whereas (a) and (c) produce an e-h pair recombination.
A detailed discussion of the SRH formalism is given in [64], and is 
summarized as follows. Intuitively, one can readily argue that the net change 
in electron concentration (dn/dt) and hole concentration (dp/dt) are 
respectively given by
( a )  <b) CO Cd)
Fig. 2.1 Carrier generation-recombination via bulk G-Il centers: (a)
electron capture (b) electron emission (c) hole capture (d) 
hole emission.
dp
f a  = ePPT - cPn TP (2.2b)
where en (ep) is the electron (hole) emission coefficients, cn (Cp) is the electron 
(hole) capture coefficient, nT is the number of filled G-R centers, pT is the 
number of empty G-R centers.





G = —R (2.3)
enep - n p
G = - R
^ ( p + e p / g  + ^ f n + ^ / O
(2.4)
where G (R) is designated as the net generation (recombination) rate under 
steady-state conditions. Np is the total number of G-R centers (N^ =
i1T^Pt)*
The capture and emission coefficients can be related to each other by 
considering the semiconductor under equilibrium conditions. In equilibrium, 
the principle of detailed balance states that each fundamental process and its 
reverse must self-balance, i.e., dn /d t =  dp /d t =  0. Setting Eqs. (2.2a) and 
(2.2b) to zero, and assuming that the capture and emission coefficients are the 
same in equilibrium and nonequilibrium, one obtains
- en =  cnni (2.5a)
- I  _  Yi (Ett-EOAt ui — Iije
Pi =  nie(Et-Et)At (2.6b)
(2.6a)
and
Et =  Et ±  kTIn(g) (2.7)
Et  is interpreted as the effective energy level of the G-R centers including the 
degeneracy factor g associated with the centers [64]. T is the temperature in 
Kelvin and k is Boltzman’s constant.
Substituting Eqs. (2.5a) and (2.5b) into Eq. (2.4) gives
G = - R  =
n i2 -  n p
rn(P+Pl) +  rp(n+ ni)
(2.8)
where rn= l/N Tcn and rp= l/N Tcp are respectively the minority carrier lifetime 
of electrons and holes [sec].
By inspecting Eq. (2.8), one can readily confirm that carriers will be 
generated when n^ >  np. Recombination dominates if n,2 <  np. In what 
follows we will establish expressions for Tg and rr under carrier deficit and 
low-level carrier excess conditions, respectively.
Generation Lifetime





h  =  rIi(PlAi) +  T-pKAi) (2.10)
rg is interpreted as the generation lifetime [sec] which characterizes the carrier 
generation rate, G1 under the cited steady-state conditions.
Recombination Lifetime
Under low-level carrier excess conditions (5a, dp -C n0, n — n0), the 
majority electron concentration remains essentially unchanged. In  addition, 
we assume the dominant G-R centers have an energy level Et located near 
midgap. Letting 6n =  <$p, one can then simplify Eq. (2.8) to obtain [64]
S  =  Te- (2-11)
Clearly, the minority carrier hole lifetime, rp, specifies the recombination rate 
R, and is equal to the recombination lifetime fr under low-level carrier excess 
conditions.
General Surface Relationships
Having established expressions for Tg and Tr, one can follow a similar 
approach in analyzing the surface G-R via interfacial traps (also referred to as 
surface states). The major differences in the surface and bulk analyses are 
that the interfacial traps are typically distributed throughout the bandgap, as 
illustrated in Fig. 2.2, and the change in carrier concentration is expressed as 
per unit area instead of per unit volume.
If we first assume that the bandgap at the interface contains surface 
states of a single energy level Err, then by analogy with the bulk analysis
17
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(a) electron and hole capture
<b) elect ron and hole emission






The quantities in Eq. (2.12) are the same as those employed in the bulk 
analysis except the added subscript "s" denotes surface values.
In order to include the effect of multi-levels on the net rate of change in 
carrier concentrations, we introduce Djx(E) as the density of interfacial traps 
as a function of energy within the bandgap at the interface. Replacing Nx3 in 
Eq. (2.12) by DjT(E)dE and integrating over the bandgap yields
Ec
Ga = -R s - J (n-2 -  n^JD jxtE) 
Ev( M nIs)Aps +  (Ps+Pls)/Cns
(2.13)
Surface 0eneration Velocity
When the surface is depleted of carriers (n3—*0, ps—*0), Eq. (2.13) 
simplifies to
Ga =  Sg Ui (2.14)
where
Eo
3S =  I
c nscpsrD rr(E )
E v C ^ - ^  +  C ^ ^
(2.15)
Sg is interpreted as the depleted surface generation velocity [cm/sec]. Using 
the experimental information that the capture coefficients and the surface 
state density in the Si/Si02 system are approximately constant near midgap 







where it is understood that CngjCpg, and Dit are ^e evaluated at midgap.
SurfaceRecombinationVelocity
Under low-level carrier excess conditions (6ns =  <5ps -eC Uso), we can 
simplify Eq. (2.13) to read










Sr defined by Eq. (2.18) is the surface recombination velocity [cm/sec] under 
low-level carrier excess conditions. Ii30 is the surface electron concentration 
under equilibrium conditions.
Comparing Eq. (2.15) with Eq. (2.18), one concludes that the evaluation 
of Sr is more complicated than sg since nao depends on the degree of energy 
band-bending at the surface.
2.2 MOS Lifetime Measurement Concepts
Assuming an n-bulk device, we herein introduce the basic MOS 
measurement poncepts involved in determining Tg and rr under carrier deficit 
and low-level carrier excess conditions. Fig. 2.3 depicts a typical high 
frequency C-V characteristic of an MOS-C maintained under equilibrium 
conditions. The C-V curve includes three basic segments: accumulation,




Fig. 2.3 Typical C-V characteristics of an n-bulk MOS-C under 
equilibrium conditions.
accumulation conditions and Cf is the equilibrium inversion capacitance. 
Corresponding to the inversion situation there exists an inversion lnyer and an 
equilibrium depletion region, Wf , as depicted in Fig. 2.4. The inversion layer 
and the depletion region consist of positive hole charges and positive ionized 
impurity donors, respectively. Given an ideal device, the combined positive 
charges within the semiconductor balance the negative charges on the metal 
gate.
2.2.1 "Reverse>Bias" Measurements
If the gate voltage of the MOS-C (originally set at VG1 in Fig. 2.3) is 
momentarily pulsed or swept rapidly to VG2, no inversion layer can be formed 
due to a lack of minority carrier holes inside the semiconductor. Instead, the 
depletion region W expands to a larger value (W >  WF) so that the charge 
placed on the metal gate is balanced solely by the resultant exposed ionized 
donors. The MOS-C is said to be deeply-depleted. Recall that if a PN 
junction diode is reverse-biased, its depletion width also increases. Thus, by 
analogy, one can state that pulsing or sweeping the MOS-C into deep- 
depletion is equivalent to "reverse-biasing" the structure. The consequence of 
reverse-biasing is that there exists a carrier deficit condition inside the deep- 
depletion region. Consequently, carrier generation takes place. This is 
pictured in Fig. 2.5. The generation current Igen is related to rg and the 
effective generation width W g by
W r
1GEN a  ~  (2 -19)
&
As generation continues, the generated holes are swept to the interface 
and an inversion layer is gradually formed. Correspondingly, the depletion 
region decreases. Hence by monitoring Igen or WG, rg can readily be deduced. 
As will be detailed in Section 2.3, one typically monitors the capacitance; Wg 
is a capacitance-related quantity.
22






Fig. 2.4 Cross-sectional view of an equilibrium n-bulk MOS-C 
illustrating the inversion layer and the depletion region. 
The MOS-C is biased under inversion conditions.
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Fig. 2.5 Major bulk carrier generation component inside a "reverse- 
biased” MOS-C.
2.2.2 "Forward-Bias" Measurements
If carrier deficit conditions are created by reverse-biasing an MOS-C, then 
it is reasonable that carrier excess conditions can be initiated by simply 
"forward-biasing" an MOS-C. The action of forward-biasing can be induced, 
for example, by sweeping the gate voltage from inversion toward less 
inversion. As depicted in Fig. 2.6, holes are injected into the quasi-neutral 
bulk and depletion regions where they recombine with the majority electron 
carriers. Paralleling the analysis of a forward-biased PN junction diode, 
recombination arising from the quasi-neutral region, commonly referred to as 
the diffusion current IdJf f , should dominate at large forward-biases. The 






where Ve is the effective forward-bias voltage inside the MOS-C. Recall that 
the minority carrier hole lifetime is equivalent to the. recombination lifetime 
(Tr=Tp) under low-level carrier excess conditions. As will be shown in Chapter 
5, Idiff and Ve can be related to the voltage sweep and capacitance, 
respectively; thus Tr can be deduced from "forward-bias" MOS-C 
measurements.
- ", .. \ _ J: '• ■ ' - ■ .. . ; • • ; ■ . y - ' , ? ':
2.3 Standard MOS-C C-t Transient Ajialysis
As detailed in Chapter 4, modifications of the standard C-t technique are 
introduced for extracting Tg and sg. The techniques build on the standard 
MOS-G C-t transient measurement. Understandably, when a given technique 
is being modified, the mathematical expressions which describe the original 
technique are accordingly altered. It is therefore logical to present a 
condensed formalism of the standard C-t transient analysis.
The standard C-t measurement is basically performed by pulsing an 
MOS-C into deep-depletion, and recording its subsequent C-t transient 
response. Fig. 2.7 depicts a typical C-t transient characteristic; assuming that 
the MOS-C is initially biased into accumulation. The deep-depletion 
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Fig. 2.7 Typical pulsed C-t transient characteristics of an MOS-C.
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where C0 is the oxide capacitance per unit area (C0 =  Cq/Aq), Vpg is the flat 






Kg is the dielectric constant of silicon dioxide, Kg is the dielectric constant of 
silicon, X0 is the oxide thickness and Ng is the net doping concentration.
Taking -d /d t of both sides of Eq, (2.21), and since dVG/d t =  0 after 
t= 0+ (VG is a constant right after the the step voltage is applied), one obtains
(






Fig. 2.8 identifies different carrier generation components Within the 
deeply-depleted MOS-C. Component I is the bulk generation inside the 
depletion region, and is characterized by rg. Component 2 is the lateral 
surface generation around the gate periphery, and is characterized by sg. Both 
components I and 2 are W-dependent quantities. Components 3 and 4 are 
respectively the gated surface generation and quasi-neutral bulk generation. 
These latter components are W-independent quantities, are typically negligible 
at room temperature conditions, and are usually combined and characterized 
by S^ — an effective surface generation velocity. The minority hole carrier 













Fig. 2.8 Different carrier generation components inside a deeply- 
depleted MOS-C. Component I is the bulk generation 
inside the depletion region, component 2 is the lateral 
depleted surface generation, component 3 is the gated 
surface generation and component 4 is the quasi-neutral 
bulk generation.
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The first two terms on the right hand side of Eq. (2.24) are the generation 
contributed by components I and 2, respectively; the last term represents the 
combined contribution by components 3 and 4. P /Aq is the perimeter to gate 
area ratio and Wg is the effective bulk generation width.





= - k O I
Ks X0Nd
~t Wg +  UiSeff 
Ta
(2.25)
‘ I +  V sp A g
(2.26)
Tg is known as the effective generation lifetime.
The effective generation width, WG, is usually approximated by W — Wf 
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Clearly, if one appropriately manipulates the C-t data and plots 
—d(C0/C )2/d t versus CF/C  — I, one can readily extract the lifetime from the 
slope of the plot. This widely-employed plot is commonly referred to as the 
Zerbst plot.
Finally, it should be emphasized that the lifetime parameter extracted 
from the Zerbst plot is typically an elective generation lifetime (Tg) . The true 
generation lifetime Tg is obtained only when TgSgP /Ag «  I (see Eq. (2.26)). 
As a result, well-annealed MOS-C’s with large dimensions (making sg and 
P /A g small, respectively) should be used for measurements in order to extract 
the true rg.
2.4 Summary
In this chapter, the SRH theory of generation-recombination has been 
briefly reviewed. Expressions for the generation lifetime, the surface 
generation velocity, the recombination lifetime, the surface recombination 
velocity, and their relationships to the G-R rates have been established. Also 
included in this chapter are the basic MOS-C measurement concepts for 
determining Tg and rr. We likewise reviewed the standard C-t transient 
analysis, thereby forming a a base for future modifications. Finally, it should 
be mentioned again that the research work focuses on the experimental 
determination of generation lifetime and surface generation velocity under 




TEST STRUCTURE FABRICATION 
AND MEASUREMENT SET-UPS
The MOS-based test structures employed for G-R parameter 
measurements consisted of MOS-Capacitors (MOS-C) and Schottky-Drained 
Gate Controlled Diodes (SGCD). In this chapter the general processing 
techniques for producing the test structures are first reviewed. These include 
wafer clean-up, oxidation, phosphorus gettering, metallization, post­
metallization anneal, pattern definition, sawing and bonding. It should be 
mentioned that, although the techniques employed in this work are common 
processing routines, appropriate modifications had been made over the course 
of the research work in an effort to fabricate test structure with a long 
generation lifetime. The fabrication procedures, processing history and 
pertinent physical characteristics of the test structures are summarized 
following the general overview of processing techniques. The presentation 
includes information on an infra-red (IR) multibounce test structure which 
was developed for free carrier infra-red absorption measurements. Finally, 
three basic measurement set-ups, which were utilized for obtaining the 
capacitance-voltage (C-V) characteristics, the capacitanCe-time (C-t) 
characteristics, and the voltage sweep-capacitance characteristics, are 
described.
3.1 General Processing Techniques
All test structures were fabricated on n-type silicon substrates using the 
following processing techniques.
Initial wafer clean-up: All wafers were cleaned with either cleaning 
procedure #1 or #2, as listed in Appendix A.1, to remove organic and 
inorganic contaminants which might possibly adhere to the wafer surfaces. 
Improper cleaning will inevitably lead to a disastrous leaky oxide that is
grown on the substrates during subsequent oxidation. As a rule of thumb to 
ensure proper cleaning, the wafers should be completely pulled dry from the 
DI (deionized) water in the last step of the cleaning procedures.
Oxidation: Following the initial clean-up step, the wafers were 
immediately subjected to oxidation to avoid further contamination. Oxidation 
was performed in a Tempress 4" furnace tube maintained at 1100 “ C. The 
Wafefii Were first loaded and pushed to the center of the tube in flowing Ngj 
and were allowed to temperature stabilize for 5 minutes. The N2 gas flow was 
terminated, and the O2 source gas was admitted. The wafers were then dry 
oxidized at 1100 * C for various periods of time to achieve an oxide thickness 
of either 0.1 or 0.2 pm. Following the oxide growth, an in situ 10 minute N2 
anneal was performed at the same temperature so as to reduce the number of 
fixed oxide charges (Qf) associated with the oxidation [69]. Upon completion, 
there should be no observable spotted oxide on the wafer surfaces if they were 
properly cleaned prior to oxidation. Procedural details of the oxidation step is 
given in Appendix A.2.
Phosphorus Gettering: All gettering steps were performed at 850 0 C using 
a Tempress 4" furnace tube. After the wafers were loaded and pushed to the 
center of the tube in N2, they were allowed to warm up for 3 minutes with
both N2 and O2 gases flowing. The phosphorus oxychloride (POCl3) source
. • . . - - ■ . ■ ’ • ' .
gas was admitted for a total of either 4 or 20 minutes during which the actual 
phosphorus deposition, and gettering action, took place. The phosphorus 
entering the backside or the unpolished side of the wafers (with the back oxide 
removed in advance) formed an n+/n  region for ohmic contact, and also 
gettered metallic impurities from the bulk substrates [70] —  thus increasing 
the generation lifetime. In addition, phosphorus deposited on the frontside of 
the wafers diffused into the silicon dioxide to form a layer of phosphosilicate 
glass (PSG) which, in turn, gettered the sodium ions (Na+) from the remaining 
oxide layer — thus stabilizing the SiO2 [71,72]. Since the test structures were 
not to be subjected to bias-temperature tests, the polarization problem 
associated with the PSG was of no concern [73]. Consequently, the PSG in 
the gate oxide was left in place for all wafers. Details of the gettering 
procedures are outlined in Appendbc A.2.
Metallization: Alluminum was used exclusively for metallization. All 
Wafers described herein, except one, were metallized using the Perkin-Elmer 
2400 sputtering system. The system consists of mainly an aluminum target 
(together with some other material targets) and a movable substrate platform,
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all enclosed in an vacuum chamber. The detailed procedural aspects of the 
sputtering system are given in Appendix A.3, and are summarized as follows: 
After the vacuum chamber of the system was unsealed, the wafers were placed 
onto the center of the platform. The chamber was then resealed and was 
pumped down into the low IO- 7  torr range. The time for pumping down the 
system typically lasted for at least 4 to 5 hours. Following the pump down 
period, argon (Ar) source gas was admitted until a steady pressure of about 
6-7 mtorr was attained. The substrate platform was then rotated away from 
the aluminum target, and the surface of the target was pre-cleaned using a 
procedure known as pre-sputtering. This involved bombarding the target 
with Ar ions originating from an excited plasma. The input power to the 
plasma was 300 watts, and the pre-sputtering time was 10 minutes. Following 
pre-sputtering, the power was reduced to 1 0 0  watts and the wafers were then 
exposed to the plasma for 30 minutes during which aluminum was sputtered 
onto the substrates. Typical thickness of the aluminum layer was on the 
order of 3000 A.
As indicated previously, the metal on one wafer (wafer J24) was deposited 
using 3  second system, the NRC-3114 vacuum system. In this system, 
aluminum is evaporated from a resistance heated, low-alkali tungsten filament 
after the system attains a base pressure in the low to mid 1 0  torr range.
A final note: the sputtering scheme is a much cleaner deposition process 
than the evaporation method. For this reason it was chosen as the major 
metallization procedure for wafer processing. Although an increased amount 
of interfacial traps were created due to the radiation associated with 
sputtering, the interfacial traps were usually annealed out by a subsequent 
procedure known as post-metallization annealing, which will be described 
next.
Post-Metallization Anneal (PMA): PMA was performed for metallized 
wafers using a Tempress 4” furnace tube. All wafers were annealed in N2 at 
450 * C for 30 minutes. With regard to the MOS-C, the PMA can effectively 
reduce interfacial traps located at the Si-SiO 2 interface [74-76]. For the 
SGCD test structure, it also ensured the formation of a good Schottky contact 
between the aluminum and the n-type substrate [77].
Pattern Definition: Patterns were defined using photolithographic 
techniques. Specifically, AZ-1350J positive photoresist and KTI 747 negative 
photoresist were respectively utilized for the MOS-C and SGCD test 
structures. The procedures of applying the positive photoresist (henceforth
simply referred to as resist) included, first of all, spinning a layer of resist on 
the frontside of the wafers at 4400 rpm for 40 seconds. A 1 0  minute, 90 ° C 
soft-bake was then performed so as to harden the resist. The wafers were next 
transferred to the Kasper 2 " mask aligner and were exposed to UV 
illumination for 1.5 minutes, followed by developing in AZ Developer for 60 
seconds. After a  subsequent 60 second rinse in DI water, the wafers were 
blown dry in N2 and again hard-baked at HO i C for 10 minutes prior to 
aluminum etching.
Using positive resist as a protective mask, the actual MOS-C gate 
patterns (i.e., the aluminum patterns) were defined through the use of an 
aluminum etch solution. The solution consisted of 760 : 30 : 15 : 50, 
H3PO4 : HNO3 : CH3COOH J H2O. - Excess aluminum etching solution was 
removed by rinsing in DI water, and the resist was removed with acetone.
The application of negative resist was similar to that of positive resist. 
The negative resist was spun on the wafers at 300 rpm for 40 seconds, 
followed by a 1 0  minute, 85 0C soft-bake. However, the UV exposure time 
was merely 30 seconds. The wafers were then developed in KTI Developer II 
solution for 90 seconds, and rinsed in KTI Rinse I solution for another 30 
seconds. The wafers were then hard-baked at HO 0 C for 1 0  minutes. 
Schottky contacts of the SGCD were defined using the buffered HF SiO2 etch 
whereas aluminum patterns were defined using the aluminum etch previously 
described. It should be noted that negative resist requires more attention to 
detail than the positive resist. A careless prolonged baking, or a change in 
baking temperature, for example, may later result in an incomplete removal of 
the resist.
Sawing and Bonding: Upon the completion of fabrication, all test 
structures were separated by sawing the wafers with the Tempress dicing saw 
602 system. All wafers were first coated with a layer of positive resist (spin 
but no baking) prior to sawing, which protected the test structures from flying 
debris during the sawing process. W ith regard to the actual sawing, the 
wafers were sawed in such a way that the depth of the sawing was about half 
the wafer thickness. After removing the resist, the wafers were rinsed in DI 
water, blown dry in N2, and then carefully broken into individual devices. 
Depending on structural sizes, each test structure was then either mounted on 
a TO-5, TO-6 , or TO- 8  header with silver epoxy heated at HO 0 C for at least 
I:;/hour and 15 minutes. Finally, contact wires made of aluminum were 
ultrasonically bonded from the test structure to the header posts.
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3.2 Test Structure Summary
MOS-based test structures were fabricated on wafers which included 4" 
3-5 ohm-cm (lOO)-oriented, 2" 2-3 ohm-cm (lOO)-oriented, and 2" 3-5 ohm-cm 
(Ill)-Oriented, one-sided polished n-type silicon substrates. The thickness of 
the 4" and 2" wafers were about 550 and 255 fan, respectively. The 4" wafers 
were high quality float zone solar cell substrates and they were scribed into 
quadrants prior to processing. The 2" Czochralski-pulled wafers were used for 
comparison purposes and were processed as a whole substrate. The wafers 
used in fabricating the IR multibounce structures were 3", 200 ohm-cm, 
(lOO)-oriented, two-sided polished n-type silicon substrates with a thickness of 
350 /^m and a primary flat in the <110> direction. Relevant processing 
history and pertinent characteristics of all wafers are summarized in Table 
3.1.
3.2.1 MOS-Capacitor (MOS-C)
The configuration of the MOS-C is shown in Fig. 3.1. Different pattern 
sizes of the ring-dot structures were used for generation-recombination 
measurements. In all measurements, the ring was connected to the electrical 
ground to suppress lateral surface effects while the dot was subjected to 
various biases.
In fabricating the MOS-C, the wafers were first cleaned and oxidized 
using the procedures described in Subsection 3.1 and Appendix A. The 
backside oxide was then removed with buffered HF and the wafers were 
recleaned using cleaning procedure #3, as outlined in Appendix A .l. The 
wafers were then subjected to the gettering step which was previously 
described mid detailed in Appendix A.2. Next aluminum was deposited on 
both sides of the wafers, followed by a PMA. After the PMA, the metallized 
wafers were pre-baked at HO *C for 10 minutes. A layer of positive resist 
was spun on the backside of the wafer, followed by a hard-bake at HO # C for 
10 minutes. This extra photoresist step was utilized for protecting the 
backside metallization from the subsequent aluminum etch. One then defined 
the MOS-C gates using the aforementioned positive photolithographic process. 
Finally, both the frontside and backside resists were removed with acetone. 
After several rinses in DI water and blow drying in N2, the wafers were sawed, 
mounted and tested.
















(x  IO -3 Cin2)
1)5 r 100 ■ 2 MOS-C 0.2 2.970 xlO-3 1V -
J 24 4" 100 . 2 SGCD 0.1 2.500 x IO-3 2.50
05 2" 100 2 SGCD 0.2 2.500 xlO 3 1.25 or 2.50
MH 4" 100 2 MOS-C 0.2 3.C75 xlO"2 -
D 2 4" 100 2 MOS-C 0.2 3.075 xlO-2 -
D514  ̂ 2" ■ 111 ■; I MOS-C 0.2 3.675 xlO-2 ... _
IlU 3" 100 0.1 IR 0.1
*
' - ' r  "
Wafer Relevant Processing History
Number Cleaning Getlering Metallization
> . ‘ y - "-■■ Procedure # Time (min) Method
■ ■,' ; '.Y- "v . ■■.. , ■ ' . D5 . Y v 20 sputter
"Y ■ . : ,. ■  ̂ ; J 24 ... I 4 evaporate
-■■■ v  ■ ' ;■ • '■ ■. 05 ' '■ . I - ' .  ' 20 sputter
■ ■ ' '■ M14 I 20 sputter
. • ■ : . ’ '■ D2 2 / I 4 ■ V; sputter
D514 V- I 20 sputter
■ ” .. ’ IRl 'VV 1,2 Y.:- : Y Y Sputter
f  Drain area is defined as one-half of Ihe Scliottky-relatcd MOS-C area. 
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Fig. 3.1 (a) Cross-sectional view and (b) top view of a ring-dot
MOS-C.
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3 .2 .2  S c h o ttk y -D r a in e d  G a te -C o n tro lled  D io d e  (S G C D )
The general configuration of the SGGD test structure is pictured in Fig. 
3.2. The structure actually consisted of a standard MOS-C located next to a 
Schottky diode which had an extended MOS-region. The separation between 
the diode and the MOS-C was 10 ftm. Its operational principle will be 
detailed in Chapter 4.
The fabrication of SGCD test structures were exactly the same hs that of 
MOS-C’s up to and including the gettering step. After gettering, however, the 
Schottky contact openings were defined using the negative photoresist 
procedures listed in Appendix A.4. As part of this step the wafers must be 
inspected with a microscope to ensure that the SiO2 windows were properly 
etched down to the Si substrates. With the negative resist removed by 
nophenol, aluminum was deposited on both surfaces of the wafers and the 
wafers were annealed using PMA procedures. After defining the SGCD 
negative resist patterns on the frontside, an additional layer of resist was spun 
on the backside of the wafers prior to the hard-bake. The hard-bake was then 
carried out at 110 0 C for 10 minutes. W ith the backside properly protected, 
the SGCD aluminum patterns were next defined using the aluminum etch. 
The negative resist was subsequently removed with nophenol, and the test 
structures were separated by sawing.
3.2,3 In fra -red  M ultibounce  T es t S tru c tu re
The cross-sectional view of an IR multibounce structure, together with an 
IR probe beam and an excitation beam, is depicted in Fig. 3.3 (a). ,The top 
view of a complete test structure pattern is illustrated in Fig. 3.3 (b). The 
most distinguishing feature of the test structure is the paired V-grobve 
openings (windows) which facilitate the introduction and extraction of infra­
red probe light into and from the substrate. Free carrier concentrations in the 
substrate are modulated either by the gate voltage or the excitation light 
incident on the back of the wafer. The rectangular V-grooye windows are 
patterned perpendicular (or parallel) to the <110>  flat of the substrate. 
Separation between the windows varies from 0.5 to 5.0 cm. The six-paired 
rectangular MOS-Cs have a large area of 0.5x0.135, 1.0x0.135, 1.5x0.135, 
2.0x0.135, 4.0x0.135 and 5.0x0.135 cm2. A large metallization area is provided 
for electrical grounding purposes. 2x2 mm2 MOS-Cs were also fabricated on 

















Fig. 3.2 (a) Cross-sectional view and (b) top view of a SGCD
structure. The interspacing between the diode and the 
standard MOS-C is 10 [Am.
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(a) Cross-sectional view of an IR multibounce structure and
(b) top view of the complete test structure pattern showing 
six-paired IR multibounce structures.
Fig. 3.3
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IR multibounce structures were fabricated (wafer IR l) using the following 
processing techniques, which were similar to those described in Section 3.1 
except for the anisotropic V-groove etching. The wafer was first cleaned using 
procedure #2, and was wet oxidized in a Tempress 4 " furnace tube at 1100 
* C to achieve an oxide thickness of about 0.4 fjm. This oxide layer was later 
Used as a protective mask during the V-groove etching. One of the two 
polished surfaces was chosen as the front-side on which V-groove windows 
were defined. After patterning a negative resist on the front-side, the back­
side was protected with another layer of negative resist. The wafer was then 
subjected to buffered HF etch in order to open the SiO2 windows. W ith the 
resist removed, the V-groove etching was subsequently performed. The 
anisotropic etching solution consisted of 8 ml : 17 ml : 3 g of DI : 
ethylenediamine : pyrocatechol and must be freshly prepared each time prior 
to the beginning of the etching process. The etchants were first agitatively 
mixed and then poured into a beaker containing the wafer with the SiO2 
patterns facing upward. The beaker was next covered with a teflon petri-dish 
so as to retain the composition of the highly volatile solution. The solution 
was gradually heated up to 95 * C, which was monitored with a teflon-coated 
thermometer. The etch rate of the (100) Si : SiO2 was about 50 /un/hr : 200 
A /hr [78]. A sample of a partially etched V-groove window is pictured in Fig. 
3.4. Following the V-groove etching, the SiO2 layer was removed; and a new 
high quality SiO2 was grown using dry oxidation. After the oxide growth, the 
wafer was held with a tweezer and the bottom part of the wafer was dipped 
into buffered HF. This procedure exposed a large Si surface which was later 
to serve as an electrical ground. Following the HF dip, the wafer was 
subjected to phosphorus deposition during which an n+/n  ohmic contact was 
formed and the SiO2 was stablized. It should be noted, however, that the bulk 
substrate was not and could not be properly gettered without affecting the 
back-side surface. Finally, the front side test patterns were then defined 
photolithographically.
3.3 Measurement Set-ups
Three types of measurements were conducted on MOS-based test 
structures yielding either the capacitance-voltage (C-V) characteristics, the 
capacitance-time (C-t) characteristics, or the voltage sweep-capacitance data 
under dark or illumination conditions. In order to facilitate the measurements
Fig. 3.4 An SEM photograph of a partially etched V-groove window 
with different magnifications.
43
and to eliminate possible surface damage associated with frequent direct 
probing, all of the test structures were mounted and bonded on TO-headers 
prior to testing. During measurements, the header was inserted and enclosed 
in a ’light-tube" test fixture pictured in Fig. 3.5. The fixture was made of 
brass tubing equipped with BNC connectors and a N2 line. An adaptor, 
equipped with an adjustable slit and a filter holder, was specially built for the 
fixture. This arrangement thus allowed one to perform electrical 
measurements on a given test structure surrounded by a moist or dry N2 
atmosphere and under dark or front-side illuminated conditions. With regard 
to the illumination sources, either an incandescent lamp or a high intensity 
DoJan-Jenner 170-D illuminator was used for the measurements. The 
incandescent lamp and the illuminator was driven by a 118V constant voltage 
transformer and a Sorensen QB18-12 dc power supply.
All electrical data were obtained through the use of three basic 
measurement set-ups. Specifically, we employed an Helwett-Packard 
automated system, for most of the C-V and C-t measurements. The system, 
which is illustrated schematically in Fig. 3.6, consisted of an HP-98035A real 
time clock for providing a time base reference, two LGR bridges 
(4274A/4275A) for biasing the test structure and measuring the capacitance, 
and a HP-9845B desktop computer. The utilized measurement signal of the 
4274A and 4275A bridges were respectively 100 kHz and IMHz at '15 mV rms. 
(Historically, the 4274A bridge was installed first and provided a maximum 
test frequency of 100 kHz. The 4275A bridge, on the other hand, has a 
maximum test frequency of 10 MHz.) Two BASIC programs, CVPLOT^ and 
CTDATA., were used  for computer collection of the C-V and C-t data. The 
data were then downloaded, using UNIX6^, to the Engineering Computer 
Network for convenient data manipulation.
Additional C-V and C-t data were also obtained from another self- 
contained measurement set-up — the MSI system, which is pictured in Fig. 3.7. 
This system includes several units, two of which were employed in this work; 
namely, the model 868 capacitance bridge/sweep generator and the HP-7015A 
XY recorder. Originally, the sweep (or ramp) generator had a continually 
adjustable sweep rate of 2.5 mV/sec to 2.5 V/sec. It was subsequently 
modified by this author so that sweep rates as high as 25 V/sec could be
f  The CVPLOT and UNIX6 software were written by J. A. Shields [88]; CTDATA was 
written by the author using Shields’s software formats.
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Fig. 3.6 The set-up of the HP automated system for C-V and C-t 
measurements.
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Fig. 3.7 MSI model 868 C-V system. The instrument contains an 
X-Y recorder (top), a I MHz C-V bridge (middle) and a 
temperature controller (bottom).
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attained by simply using an added-on external switch, thereby keeping the 
original sweep rates unchanged. The capacitance bridge supplied a I MHz, 15 
mV rms, ac measurement signal which was superimposed on the dc voltage 
provided by the sweep generator. C-V measurements were either conducted 
manually, in a point-by-point manner, or automatically using the sweep 
generator. One can also record C-t measurements using the built-in x-axis 
time base of the xy recorder. The MSI system was, however, mainly employed 
for obtaining the voltage sweep-capacitance data under dark conditions. In 
this application, the sweep voltage was sampled periodically %s a function of 
time with a Keithley 175 DVM. The sweep rate, R = d V /d t, was calculated 
from the sampled values. The capacitance, in response to the sweeping action, 
was read directly from an LED capacitance display. The accuracy of the 
capacitance, which greatly influenced the subsequent analysis of the sweep- 
capacitance data, was improved by employing a user-supplied capacitance box 
connected to the capacitance offset of the MSI system.
A more sophisticated set-up, which was utilized solely for the sweep- 
capacitance measurements under illumination conditions, is illustrated 
schematically in Fig. 3.8. Basically, the set-up utilized the existing BlO-RAD 
Polaron S4600 DLTS system to achieve an accurate capacitance measurement. 
As shown in Fig. 3.8, a trigger signal was used for synchronous purposes; the 
saw-tooth sweep voltage and dc biases was supplied by a Wavetek -waveform 
generator and a Healhkit IP-27 dc source, respectively. The capacitance 
response, measured by a Boonton 72B capacitance meter with a key-in 
capacitance offset capability, was fed to a DLTS signal processor. The 
processor then measured the capacitances specified by the two corresponding 
time windows, and outputted a voltage which was proportional to the 
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CHAPTER 4
MODIFIED TECHNIQUES FOR DETERMINING rg AND Sg
One of the research objectives was to determine the carrier generation 
parameters in silicon solar cell material using MOS-based test structures. The 
parameters included the carrier generation lifetime (rg) and surface generation 
velocity (sg); which respectively characterize carrier generation within the 
carrier-depleted bulk substrate and at the SiOg/Si interface. In this chapter, 
we describe and illustrate a photoaccelerated MOS-C C-t transient 
measurement technique [79] for determining rg. As the name implies, the 
method is actually a modification of the conventional "standard" C-t technique 
which had been introduced and reviewed in Chapter 2. However, the 
photoaccelerated technique allows one to drastically reduce the transient time 
through the use of illumination, and hence rapidly deduce rg. This is 
important in dealing with solar cell material because of the typically long 
carrier lifetimes. Following the rg measurements, we explain and demonstrate 
the utilization of a new test structure —  the Schottky-drained gate-controlled 
diode (SGCD) [80], which enables one to easily determine sg by simply 
measuring two C-t transients. Finally, the chapter concludes with a summary.
4.1 Photoaccelerated MOS-C C-t Transient Technique [79]
As noted in Chapter I, the standard C-t transient technique is one of the 
most widely-used techniques for extracting rg, and was employed as a major 
measurement method in this work. Its data acquisition scheme is computer- 
automated, and its measurement procedures are straightforward - -  after 
enclosing the MOS-C in a dark environment, one then simply applies a 
depleting step voltage to the MOS-C and records the subsequent C-t transient 
response. The time response depends directly on how rapidly the carriers are 
thermally generated via generation centers. Consequently, a major problem 
with this technique is that, as the generation lifetime approaches the
millisecond range (i.e., the thermal generation rate is slow), the transient can 
be quite lengthy in duration. To circumvent the long transient problem, and 
to retain the advantage of the C-t automation, the measurement is slightly 
modified by introducing photogenerated carriers inside the MOS-C through 
the use of illumination. The measurement theory is detailed as follows.
4.1.1 Measurement Theory
The effect of front-side lateral illumination on the carrier generation in an 
n-bulk MOS-C is depicted in Fig. 4.1. Under the illustrated situation, the 
photogenerated minority hole carriers located within one diffusion length of 
the depletion region are collected under the gate of the MOS-C. The 
corresponding C-t transient response is, therefore, not only due to the 
thermal-generated carriers but also due to the photo-generated carriers. As a 
result, the light-on C-t transient is expected to be short compared to the 
light-off (dark) C-t transient; hence the name "photoaccelerated" C-t transient.
Paralleling the Zerbst analysis of the C-t data reviewed in Chapter 2 , 
with the MOS-C illuminated and assuming the lateral surface effects have 
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(4.1)
where G is the photogeneration rate, and the other symbols have their usual 
meanings as defined in Chapter 2 .
;'Thd/;lsteral front-side illumination may possibly give rise to a G* 
exhibiting a time dependence related to WG(t). Taking G to be a general 
function of W g and expanding G (Wg) in a power series, one then obtains
G — G0 (I +  ^W g +  .....) (4.2)
I ♦For a given experimental condition, G0 and % are constants. Specifically, G0 
is a function of the incident light intensity. " +  ..... " indicates the possibility 
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Eq. (4.3) is the equation used to construct the Zerbst plot with Wg a  
Gp/C — I, as reviewed in Chapter 2 . As deduced from Eq. (4.3), 
photogeneration will always increase the extrapolated Y-axis intercept on a 
Zerbst plot. It could also increase the linear region slope and even give rise to 
a totally non-linear plot. If, however, higher Wg terms are negligible and 
ni/rg »  7 G0 , only the extrapolated Y-axis intercept will be affected. This 
latter situation has been the rule in measurements performed on MOS-C’s in 
our laboratory. Assuming that n;/ r g »  -/G0 and the higher-order Wg terms 
are negligible, we can simplify Eq. (4.3) to
d
dt
=  2 n i
j F +5"
- 1 + 2
K8X0Nd (seffni +  Goj
(4.4)
In rewriting Eq. (4.4) we have expressed W g in terms of capacitances for 
the purpose of constructing the Zerbst plot. Comparing Eq. (4.4) with Eq. 
(2.28), one notes that the only difference between the light-on and light-off 
Zerbst plot will be an increase in the extrapolated Y-axis intercept due to G0. 
Consequently, if the assumptions leading to Eq. (4.4) are met, Tg can be 
extracted from a Zerbst plot constructed from the photoaccelerated C-t 
transient. Finally, it should be noted that the inversion capacitance, CF, in 
Eq. (4.4) is the value obtained under light-off conditions. The effective 
generation width, WG, is simply W -W f (which is proportional to CF/C — I) 
whether the light is on or off.
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4.1.2 ExperimentalResults
To demonstrate the feasibility of the photoaccelerated C-t technique, 
ring-dot MOS-C’s (wafer D5) were fabricated and tested under Various 
illumination conditions. The relevant processing history of wafer D5 was 
given in Chapter 3. The MOS-C under test was enclosed in the light-tube 
fixture with a dry N2 gas flowing in and out of the fixture for all 
measurements. This precaution was taken to reduce the possible influence of 
lateral surface effects [81-83] on the rg measurements. An incandescent lamp, 
driven by a constant voltage transformer, was employed as the light source. 
Different light intensities were attained through the use of neutral density 
filters. In addition, a violet filter was used to ensure that the photogeneration 
took place as close as possible to the MOS surface, and thereby reduce the risk 
of perturbing the bulk minority carrier concentration.
Fig. 4.2(a) shows the C-t transient measurements of test structure D5-1 
recorded in the dark and under two illumination conditions. Notice from the 
figure that the transient time was reduced by a factor of 7 at the higher level 
of illumination. The corresponding Zerbst plots are shown in Fig. 4.2(b)/ The 
plots exhibit the same linear slope to within experimental errors. Additional 
measurements on another structure (D5-2) are displayed in Fig. 4.3, which 
confirms the reproducibility of the photoaccelerated C-t technique. More 
detailed analysis and deduced rg values are summarized in Table 4.1. It 
should be mentioned that a further reduction in the transient time could 
readily be achieved using even higher levels of illumination. However, the 
accuracy of the lifetime deduced from the Zerbst plot understandably 
decreases —  the Zerbst plots become unacceptably "noisy" — with increasing 
levels of illumination.
4.2 Measurements of Sg Using the SGCD Structure [80]
The SGCD test structure consists of a standard MOS-C and an extended 
Schottky diode (refer to Fig. 3.2). It is actually a form of gate-controlled 
diode (QCD) [25] except that the PN  junction of the GCD is replaced by a 
Schottky contact. A special feature of the Schottky diode is that it has an 
extended MOS-area (Ad) located inbetween the standard MOS-C and the 
diode itself. The threshold voltages (V^ ) are assumed to be the same for the 
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Fig. 4.2 (a) The C-t transients under dark and various illumination
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Fig. 4.3 (a) The C-t transients under dark and various illumination
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charge layer could be formed underneath the Schottky-related MOS-C, since 
the Schottky diode is also reverse-biased at the same time and therefore acts 
as a minority carrier drain. The diode is herein referred to as the Schottky 
drain for illustrating its special effects on the lateral inversion charges of the 
MOS-area. In contrast with the conventional GCD where one monitors the I- 
V characteristics of the PN  junction diode for determining sg, the 
measurement approach in using the SGCD is based on C-t transient 
measurements applied to the standard MOS-C while the Schottky drain is 
biased at Vd == O and Vd =  VT. The following subsection details the 
measurement principle for determining sg using the SGCD structure.
4.2.1 Measurement Theory
Fig. 4.4 (a) and (b) illustrate the major carrier generation components 
contributing to the relaxation of the deeply-depleted standard MOS-C when 
the Schottky drain is zero and Vd =  Vp biased, respectively. With Vd =  0, 
the standard MOS-C and the Schottky drain are totally decoupled. The C-t 
characteristics derived from the standard MOS-C is then of the usual form. 
W ith Vd = V T, the interface beneath the Schottky-related MOS-C is deeply- 
depleted (because of the Schottky-drain action), and carriers are therefore 
generated through the interfacial states located at the depleted surface. Due 
to the symmetry of the test structure, and also since both the deeply-depleted 
standard MOS-C and Schottky-drain act as an infinite minority carrier sink, 
exactly one-half of the generated carriers flow into the depletion region of the 
standard MOS-C, as visualized in Fig. 4.4 (b). Obviously, the length of the 
C-t transient exhibited by the standard MOS-C decreases. In addition, since 
the Schottky-related MOS-C is already deep-depleted, pulsing the standard 
MOS-C has no effect on the depletion-width beneath the Schottky-related 
MOS-C.
It should be mentioned that with Vd ]> Vt (both are negative quantities 
for n-bulk substrates), the surface is only partially depleted and the surface 
generation rate is not at its maximum. On the other hand, with Vd <  VT, the 
depletion width beneath the Schottky-related MOS-C extends beyond Wp. 
The extra bulk generation from the expanded depletion region contributes a 
large lateral current to the standard MOS-C, thereby adversely affecting the sg 
measurement. At Vd= V t , however, the surface is completely depleted and 
the depletion width is relatively small; hence the lateral bulk generation is at a
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Assuming the bulk generation under the Schottky-related MOS-C is 
negligible (which will be elaborated on later), one can rewrite Eq. (2.28) as
f  } / \ /




V. s NdV / cP T6 C\
i1Ik O 
K 3X0N d S'e
. ~ niK0_l_ 2----------
KsX0Nd
(4.5)
where Ap is equal to half of the Schottky-related MOS-C area, since only one- 
half of the generated carriers beneath the Schottky-related MOS-C flow to the 
standard MOS-C. As is obvious from Eq. (4.5), Zerbst plots constructed from 
C-t transient data corresponding to Vp =  O and Vp =  Vp should therefore 
have the same linear slope but different Y-axis intercepts. One can equate the 
S—intercept (i.e., the difference obtained from the two extrapolated y- 
intercepts) to the third term of Eq. (4.5) and thereby readily deduce sg.
s6
1 Np K8X0 Ag
2 n, Kq Ap
|<5—intercept (4.6)
As previously suggested, there is in reality a nonzero bulk component 
from the Schottky-related MOS-C which should be accounted for in order to 
extract a more accurate sg. To quantify the bulk component, we utilize the 
energy band diagram and the corresponding effective generation plot pictured 
in Fig. 4.5. Pierret [84] argued that, when Vp =  VT, the effective generation 
width underneath the Schottky-related MOS-C is approximately Wf -  W i as 
depicted in Fig. 4.5b. Wf is the maximum equilibrium depletion width and is 
doping dependent; Wj is the depletion width when Ej =  Ef at the Si/Si02 
interface. Notice that from x = 0  to X=W f-W j the generation rate is
I n,
approximately constant and is equal to . The bulk generation component
rs
W -W
(a) Energy band diagram and (b) tbe effective generation 
width beneath the Sehottky-related MOS-C area when 
Vn = V t -
Fig. 4.5
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G^, which is proportional to —d(C0/C)2/d t, is approximately given by
G i= A i- ( W r - W 1) (4.7)
I niAd^ -W f
Wf and Wi are respectively expressed as [69]
Wli.=






Gd =  0.293— WfAd (4-9)
We note that the bulk generation component, Gg, of the standard MOS- 
G in the SGCD structure is
Gg =  - ( W - W f)Ag (4.10)
r I
Let us perform a sample computation to gauge the relative size of Gd , Let Wf 
=  0.6 //m, x0 =  0.2 jJm and Ad =  Aq/ 2. If we select CF/C  — I . =  I, which
Ks
corresponds to W — Wf =  Wf +  TT- x O =  1*2 Aim* then
■ =  7.33% (4.11)
Although not large, the lateral bulk component cannot be neglected.
The foregoing sample computation understandably yields a percentage 
error which depends on Wp, X0 and A]). Consequently the percehthgi error 
differs from device to device with different physical characteristics. When 
calculating the sg parameter, one has first to compute the percentage error for 
a given device (say, x%). Next, the 5—intercept is determined from the 
difference in Y-axis intercepts of the two Zerbst plots. From the Zerbst plot 
with Yd =  O, one then computes x%  of the —d(Co/C)2/d t value at the 
Cp/C—I =  1 point. A corrected §—intercept is obtained by subtracting the 
evaluated error from the original intercept.
4.2.2 Experimental Results
SGCD test structures were fabricated on (100) 3-5 ohm-cm silicon solar 
cell substrates (wafer J24) and also on (100) 2-3 ohm-cm n-bulk substrates 
(wafer 05) for comparison purposes. Wet N2 gas and appropriate gate biasing 
WrCre used to couple the Schottky drain and the standard MOS-C by creating 
an inversion charge layer inbetween the two structures. (The separation 
between the drain and the MOS-C was 10 pan.) The Vd biases were obtained 
through the use of a dry cell connected to a variable resistance, thereby 
minimizing possible electrical noise interference on the C-t measurements.
Typical I-V characteristics of a fabricated Schottky diode is shown in Fig. 
4.6. Fig. 4.7 to 4.9 illustrate the C-t transients and corresponding relevant 
Zerbst plots of different test structures under various Vd biases. The deduced 
Sg values and other pertinent parameters are summarized in Table 4.2. Prior 
to accounting for the bulk generation correction, the deduced sg varied from
1.1 to 2.7 cm/sec. The subsequent correction gave sg values from 1.02 to 2.4 
cm/sec, illustrating that the bulk generation beneath the Schottky-related 
MOS-C indeed introduces a relative small Correction. The s_ values obtained 





t  < S  )
(a) C-t transients and (b) relevant Zerbst plots at various 
Vd biases for device J24-1. (C0 =  95.3 pF; Cp =  26.4 pF;
X0 == 0.096 ^m; Nd — 1.8xl015 cm-3; Tg =  90.8 fjsec; 
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Fig. 4.8 (a) C-t transients and (b) relevant Zerbst plots at various
Vd biases for device 05-L. (C0 =  41.6 pF; Cp — 21.3 pF;
X0 =  0.194 / i m ;  Nd =  2 .l7xl015 cm-3; Tg =  90.8 jusec; 















0 . 0 0







Fig. 4.9 (a) C-t transients and (b) relevant Zerbst plots at various
Vd biases for device 05-S. (C0 =  44.9 pF; Cp =  20.5 pF;
X0 =  0.192 jum; Nd =  1.82xl015 cm-3; Tg = 173.1 psec; 









O . 6 0
0 . 5 0
0 . 4 0
0 . 2 0
0 . 1 0
















J24-1 1.250 0.410 2.6 0.370 2.4
05-L 1.250 0.074 1.1 0.069 1.02
05-S 0.625 0.110 2.7 0.090 2.20
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For the PN junction GCD, Pierret [26] has shown that the measured sg is 
smaller than the true sg because weak inversion typically forms along a 
portion of the MOS-surface as a result of the lateral current flow. Inevitably, 
the SGCP has the same problem. However, as with PN  junction GCP 
measurements, the sg value deduced is still of value for comparative purposes. 
Concerning the measured rg, it is interesting to point out that, because of 
different fabrication processes, the generation lifetime of wafer J24 was only in 
the 100 nsec range, which was much smaller in magnitude as compared to 
that presented in the photoaccelerated C-t measurements. Finally, as a 
potentially useful aside, we note that steady-state deep-depletion C-V 
characteristics can be obtained using the SGCP structure. This is illustrated 
in Fig. 4.10. Unlike the PN junction diode, the Schottky diode cannot supply 
minority carriers. Thus when Vd <  Vg <  Vt (n-bulk structure), the standard 
MOS-C deep depletes. If Vg <  Vd the depletion width beneath the standard 
MOS-C pegs at the depletion width beneath the Schottky-related MOS-C and 
the observed capacitance becomes constant.
4.3 Summary
In this chapter we have described a photoaccelerated C-t transient 
technique for reducing measurement time and hence rapidly deducing rg. The 
method is of particular interest in solar cell work where rg in the I msec 
range. The technique was subsequently demonstrated with MOS-C structures 
fabricated on silicon solar cell material. We also introduced a new test 
structure —  the Schottky-drained gate controlled diode. The SGCP allows 
one to deduce sg based on C-t type measurements. Experimental results were 
presented to illustrate use and application of the structure. Extracted sg 
values were in the range of 1-3 cm/sec. The structure has a distinct 
advantage over the PN  junction GCP in that it is only slightly more 
complicated to fabricate and interrogate than a simple MOS-C. In addition, 
the structure may be of special interest in probing semiconductor systems 
where PN  junctions are difficult to fabricate or possibly in establishing 
steady-state deep-depletion G-V characteristics.
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AN MOS-C PHOTO/SWEEP TECHNIQUE FOR DETERMINING Tr
One of the prime objectives of the research work was to determine the 
carrier recombination lifetime Tr in silicon solar cell substrates. In this chapter 
we describe and demonstrate a new measurement method — an MOS-C 
photo/sweep technique — for extracting the cited parameter. The 
measurement procedures are based on the increase in inversion capacitance Cp 
in response to a set of illumination and linear sweep voltages. Relative to 
other MOS techniques, the measurement method is simple, accurate, and 
allows one to determine Tr under room temperature conditions. Basically, the 
MOS-C is operated under "forward-biased" conditions —  Cp is related to the 
applied voltage; illumination and voltage sweep are related to the current. As 
discussed in Chapter 2, the recombination lifetime can be deduced from the 
diffusion-dominated current at large forward biases.
Tn what follows we consider the effects of a linear voltage Sweep, 
illumination, and a combination of photo/sweep on the MOS-C. The 
description of the voltage sweep and illumination effects serve as intermediate 
steps in understanding ultimately the adopted photo/sweep technique. A 
quantitative analysis of the measurement for determining Tr is then detailed. 
In the analysis we establish how Cp is related to Ve; Ve is the effective Voltage 
developed across the MOS-C (which is equivalent to the forward-biased 
voltage across a  PN  junction diode) and is a central variable in computing Tr . 
Finally, experimental results are presented to demonstrate use of the 
technique.
To avoid confusion in the subsequent discussion we would like to 
emphasize the following points:
I. For an n-bulk substrate (on which measurements were 
performed), holes are of course the minority carriers whereas 
electron are the majority carriers. As established in Chapter 2,
the recombination lifetime Tr in an n-type material is equivalent
to the minority carrier hole lifetime rp; hence the terms T1 and Tp 
are used interchangeably.
2. To simplify theoretical relationships, we have adopted the usage
of Ue, where Ue = Ue is simply the effective voltage
kT /q - ~e
developed across the semiconductor component of the MOS-C 
normalized to kT /q. Ue is of course dimensionless.
5.1 Measurement Theory
5.1.1 TheForward-SweepMethod
We herein define forward sweep to be an applied voltage ramp which 
linearly varies the gate voltage from inversion toward accumulation 
conditions. Accordingly, when the gate voltage is swept from accumulation to 
inversion conditions, it is referred to as a reverse sweep. The following 
qualitative description of the MOS-C response to an applied forward voltage 
sweep closely parallels the well-established "linear sweep" response [43] where a 
reverse sweep is employed.
Picture an n-bulk MOS-C which is initially biased under equilibrium 
inversion conditions. The inversion capacitance is CF. Next, suppose the 
MOS-C is forward-swept by varying the gate voltage Vq a t a constant ramp 
rate R (R =  dV^/dt). During the initial stages of the sweep, the depletion 
region progressively shortens as the semiconductor reacts to offset the charges 
being removed from the MOS-C gate. As depicted in Fig. 5.1(a), a decrease in 
the depletion region in turn increases the inversion capacitance. At the same 
time, an excess of minority carrier holes is created inside the near-Si-surface 
inversion layer. Responding to the excess, these carriers are injected into the 
depletion region and the adjacent quasi-neutral region Where they 
subsequently recombine (see Fig. 5.1(b)). After a short period of time the 
recombination rate within the semiconductor becomes sufficiently large so as 
to precisely balance the rate at which charge is being removed from the gate. 
Under this dynamic steady-state condition the new observed inversion 
capacitance is CF. The charge removed from the gate per unit area per Second 
is C0R, which is equal to the magnitude of the injected current JgwEEP inside, 





(a) Effect of forward-sweeping on the inversion capacitance. 
The applied voltage sweep causes the equilibrium inversion 
capacitance Cf increase to a dynamic steady-state value, 
CF. (b) Carrier injection due to forward-sweeping and 
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current is in turn balanced by the recombination currents in the depletion 
region, J r_g> and also in the quasi-neutral region, Jpjpp.
The energy band diagrams under equilibrium and dynamic steady-state 
conditions are depicted in Figs. 5.2(a) and 5.2(b), respectively. Note from Fig. 
5.2(b) that there is a separation of quasi-Fermi levels (F^ for electrons and Fp 
for holes) near the interface. Under low-level injection conditions Fn==Ep , 
where Ef is the equilibrium Fermi-level for the majority carrier electrons. 
The difference between the two quasi-Fermi levels divided by kT is identified 
as the normalized effective voltage Ue, which is functionally equivalent to the 
applied voltage across a PN junction diode. As will be summarized in 
Subsection 5.1.5, and as detailed in Appendix C, the Ue value is readily 
deduced from the observed steady-state capacitance CF.
From the foregoing qualitative analysis it should be obvious that a plot of 
R vs U- should display an "I-V" characteristic which is similar to that of a 
forward-biased PN junction diode. In principle, one could systematically 
increase the sweep rate R, until the R vs Ue plot enters a diffusion-current- 
dominated regime. From the slope of the plot in this regime one could then 
extract the minority carrier lifetime. Practically speaking, however, one can 
only perform ramp-type forward-sweep measurements for a limited range of 
sweep rates (typically, <  30 V/sec). High sweep rates cannot be conveniently 
utilized for the measurement. For instance, if an n-bulk MOS-C initially 
biased at -30 V and exhibiting a negative flat band voltage is forward-swept at 
R = 30 V/sec, the allowable time for measuring Cp is less than I second. Note 
that the forward sweep measurement is one-shot in nature — the MOS-C has 
to be biased back to the initial inversion conditions and allowed to equilibrate 
before additional forward sweep measurements can be performed. Depending 
on the value of the carrier lifetime for a given MOS-C, the R -U e plot 
constructed from forward sweep data (where R<30 V/sec) may or may not 
, display a strong diffusion-dominated regime. Typically, higher sweep rates are 
required for achieving the desired plot. This led to the use of illumination to 
achieve the required forward-biased (Ue) values.
5.1.2 TheIlluminationMethod
Compared to the forward sweep approach, illumination can readily 
induce a larger effective voltage. Consequently, illumination can be used as a
80
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Fig. 5.2 (a) Equilibrium and (b) steady-state energy band diagrams
under inversion conditions. Note that Wp >  Wpj Wp and 
Wp are the depletion widths corresponding to Cp and Cp, 
respectively; Fp and F ^  are the quasi-Fermi levels for holes 
and electrons, respectively.
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tool to simulate large sweep rates.
When the MOS-C is exposed to illumination, the photogenerated 
minority carrier holes are first collected under the gate and then injected into 
the bulk of the MOS-C. Once the carrier injection is initiated, the subsequent 
response of the depletion region and the corresponding inversion capacitance 
are the gamp as that described in the forward sweep method. The resulting 
injection current is denoted as JpHOTO> indicating that the current is initiated 
by illumination alone. Jphoto* m  general, is very difficult to accurately relate 
to first principle parameters such as light intensity and the absorption 
coefficient. However, since it has the same effect as a forward sweep, it is 
logical to introduce an effective sweep rate R , where JpnoTO =  C0R . R , of 
course, has to be calibrated for a given illumination intensity.
One calibration method would be to compare Cp produced by known 
forward-sweep rates and by known levels of low-intensity illumination. The 
same value of Cp obtained independently by the forward-sweep and the 
illumination implies R * = R .  A plot of the illumination levels versus R 
(hopefully linear) could then be constructed. For values beyond that 
accessible to forward sweeping, R could be deduced from an extrapolation of 
the linear calibration plot. The cited calibration approach was indeed 
implemented and sample results will be discussed in Section 5.2» The 
calibration, however, proved quite difficult and inconvenient; R depends on 
parameters such as the distance between the source and the device. 
Practically speaking, one must obtain a calibration plot prior to each lifetime 
measurement. The photo/sweep method, described next, was developed to 
circumvent the uncertainty associated with the photo-calibration while still 
providing the advantages of illumination.
5.1.3 The Photo/Sweep Method
Having established the conceptual foundations for the forward sweep and 
illumination methods, it is not difficult to understand the underlying 
Dcieasuremcnt concept of the photo/sweep approach. As the name implied, the 
measurement involves a combination of illumination and forward sweep. The 
basic idea is to strongly illuminate the MOS-C so that the recombination 
current is diffusion-dominated. Let the corresponding illumination-only 
injection current, capacitance, and effective voltage be C0R , Cpj, and Uej 
respectively. The subscript I denotes that the response is due only to the
illumination. Since the photocurrent is diffusion-dominated one can write
ÎNJECTION =  JpHOTO 5=1 C0R oc exp(Uel). As discussedpreviously, the carrier
lifetime parameter is contained in the proportionality constant. Next a
forward sweep of sweep rate R is applied to the MOS-C under the same
illumination conditions. This will cause an additional, though small, increase
in capacitance. Assuming R does not perturb R , one can express the total
injection current, capacitance, and effective voltage as C0(R+R ), Cp2 and
OeIj, respectively. The subscript 2 denotes that the response is caused by both
the forward sweep and illumination. Here ^INJECTION=
C0(R+R ) oc exp(Ue2). Subtracting the corresponding injection currents yields
C0R oc exp(Ue2)—exp(Uel). Hence the minority carrier lifetime can readily be
*
extracted without determining R .-  It should be pointed out that the method 
does require an accurate determination of the small increase in capacitance 
resulting from R. The implementation of the photo/sweep method is detailed 
in Section 5.2.
5.1.4 Quantitative Analysis
There are a number of basic assumptions underlying the analysis : (I)
We assume a spatially uniform distribution of R-G centers in the hfOS-C 
depletion region and in the adjacent quasi-neutral bulk. (2) The same R-G 
Center is assumed to dominate in both the depletion region and in the quasi- 
neutral bulk under all experimental conditions. (3) Recombination at the 
interfacial traps under the gated MOS-C surface is taken to be negligible 
under inversion conditions. (4) It is assumed the periphery to gate area ratio 
has been made sufficiently small so that lateral surface effects are negligible. 
(5) The quasi-neutral bulk width, d, is taken to be greater than the minority 
carrier diffusion length Lp. (To first order, d is the same as the wafer 
thickness.)
Under experimental conditions where a steady-state or dynamic steady- 
state condition has been established, one can Write
^INJECTION — JRECOMBINATION (5-1)
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The recombination current Jr_g the depletion region is related to the 
lifetime by (refer to Appendix B)
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Ue =  (Fn- F p)A T
Ve '
kT /q
Wg is the effective recombination width inside the electrostatic depletion 
region, F is the normalized dimensionless electric field, Lr is the intrinsic 
Debye length, Uf is the normalized doping parameter, U is the normalized 
potential, and Ug is the normalized surface potential at the interface; 
Us =  ±  I i f U s ^  0.
Analogous to the diffusion current in the PN junction analysis , one can 
write Jrjff as [85]
Dp
Jdiff — tITT Lp
(5.12)
where
i  +  # r 2d/Lp
I  -  0 e ~ 2d/Lp ,
o _  I — SbLp/D p  
I +  SgLp/Dp




Sg is the surface recombination velocity at the back of the MOS-C. Lp is an 
effective diffusion length and Dp is the hole diffusion constant.
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One can readily deduce from Eq. (5.12) that it is Lp (not Lp) which one 
actually determines from the diffusion current characteristics. However, if 
d =£ Lp, then Lp is approximately equal to Lp, and rp can readily be 
determined using Eq. (5.15). The foregoing assertion is confirmed in Fig. 5.3 
employing Eq. (5.13). On the other hand, if Lp >  d, one cannot determine the 
true Tp parameter without knowing sB.
Invoking assumption #5, i.e., assuming d »  LP, the bracket in Eq. 
(5.13) approaches unity and Eq. (5.12) becomes
(5.16)JniFF ~ £(•"-)
Eq. (5.16) is of course the textbook result for the diffusion current flowing 
through a PN  junction diode. As noted previously, rp enters the Jdot term  
through Lp (see Eq. (5.15)).
Substituting Eqs. (5.3), (5.4), (5.5) and (5.16) into Eq. (5.2) yields
(5.17)
Eq. (5.17) is the general "current-voltage" relationship describing the response 
of the MOS-C under forward sweep and illumination conditions. A sample 
theoretical R+R* versus Ue plot based on Eq. (5.17) is shown in Fig. 5.4.
In applying the photo/sweep method to extract rp, one creates 
experimental conditions such that Jr- g negligible compared to J^pp. Witli 
Jdiff »  j R-G ^  follows from the discussion in Subsection 5.1.3 and Eq.
(5.17) that
Sg u n it  in  cm /sec
Plot of Lp/d versus LP/d  for various sB. (d =  0.055 cm 





Fig. 5.4 Sample R+R versus Ue plot using
C0 =  86 pF, Cf =  25 pF, X0 =  0.1 jum,
Nd =  1.68xl015 cm-3, Ag =  2.5xl0~3 cm2, T =  295K, 
rg =  100 /usec, r p =  I ûsec and r n =  99 /usec.
Both Ue2 and Uel are deduced from the corresponding inversion capacitance 
Gp2 (due to photo/sweep) and Cfi (due to photo-only). Since R is also a 
known quantity, rp can be readily deduced from from Eq. (5.18).
5.1.5 Relating Cp And Ue
To compute the lifetime parameter from the sweep-capacitance data, one 
must first deduce the effective normalized voltage Ue from the capacitance Cp.I
As detailed in Appendix C, the Cp - U e relationship is essentially derived 
from extending the high frequency exact C-V analysis [86] from equilibrium to 
steady-state conditions. Referring back to Fig. 5.2, one notes that the quasi- 
Fermi level for holes (Fp) and the quasi-Fermi level for electrons (Fn) are the 
same under equilibrium conditions, i.e., Fp=FN=Ep. Under steady-state 
conditions, the quasi-Fermi level for the minority carrier holes is displaced 
from Ep across the depletion region. In addition, since the minority carrier 
hole concentration in the quasi-neutral bulk is negligible compared to the 
majority carrier electron concentration under low-level injection conditions, 
one can further assume Fp in the quasi-neutral bulk to be the same as that in 
the depletion region in the exact C-V analysis Without introducing a 
























Up = U f-KJ6 (5.24)
Uf is the normalized doping parameter, Up is the normalized quasi-Fermi level 
for holes, Ujs is the normalized dc surface potential. Using iteration methods, 
one can generate a Cp versus Ue lookup table. Sample Cf — U6 data is listed 
in Table 5.1. Finally, it should be noted that there is a slight dependence of 
Cp-U e relationship on Vq. However, the dependence is typically negligible.
5.2 ExperimentalResults
The MOS-C’s employed for the measurements were fabricated on wafers 
M14, D2 and D514. Both M14 and D2 were wafer quadrants scribed from low 
defect 4" (100) float-zone refined silicon which Was 0.055 cm thick. Sample 
D514 was a lower quality 2" wafer used for comparison purposes and was
0.0255 cm thick. MOS-C physical characteristics and the device processing 
history were recorded in Chapter 3. It should be noted that a large MOS-C 
gate area (Ag =  0.03675cm2) was chosen to minimize the lateral surface effect 
and also permits more detectable (hence more accurate) changes in
Table 5.1 Sample C p-U e Data with Vq — -25 volts; SC =  Cp — Cp. 
(C0 -  86 pF; Cp =  25 pF; x0 =  0.1 /an;
Nd =  1.68xl015 cm-3; Aq =  2.5xlO-3 cm2; T =  295K;
Tg — 100 fjsec-, Tp =  I fjsec and Tn =  99 //sec. The 
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The measurement set-up of the photo/sweep method was given in 
Chapter 3. Specifically, the photo/sweep method is implemented by using a 
periodic saw-tooth waveform to generate the forward sweep. There are several 
advantages to this implementation. First, different sweep voltages can be 
achieved by simply adjusting the period and amplitude of the waveform. 
Second, since the sweep rate is periodic (and since lost carriers are rapidly 
replaced by the strong illumination), the measurement, instead of being one 
shot in nature as in the original forward sweep method, is continuously 
repeatable. As a result, electrical noise in the capacitance measurement can 
be minimized by averaging with a signal processor^.
Fig. 5v5 systematically illustrates the timing sequence of the 
measurement. A trigger is used for signal synchronization purposes. Prior to 
triggering the sawtooth waveform, C =  Cpj, the steady-state capacitance 
corresponding to illumination only. Qnce the sawtooth waveform is triggered, 
R is applied together with the illumination and the capacitance increases, 
finally reaching a dynamic steady-state value, Cp2* With the abrupt 
termination of the voltage ramp and the return to the baseline bias, the 
capacitor becomes partially deep-depleted. However, because of the high level 
of illumination, the capacitor relaxes rapidly back to its original steady-state 
value. The whole sequence is then repeated with the next synchronous trigger. 
Also pictured in Fig. 5.5 are two sampling windows inputed to the DLTS 
signal processor. Note that the signal processor samples the photo-only and 
photo/sweep capacitances and automatically determine the capacitance 
difference.
It should be pointed out that a problem can arise concerning the intensity 
level of the illumination striking the MOS-C. As the photogeneration rate is 
increased, a point is eventually reached where the minority carriers are able to 
partially follow the a.c. signal used to measure the capacitance. When this 
happens the C -U e theory (based on the high frequency assumption) is no 
longer valid. To assure high-frequency operation, we used the the C-t portion 
of the capacitance response right after the termination of the saw-tooth sweep 
to sense the onset of low frequency conditions (see Fig. 5.5(c), region 3). If the
f  It should be mentioned that the signal processor of the DLTS S4600 system employed in 
the measurement is a specially designed instrument. It can average the input periodic 
signal; hence minimizing electrical noise and yielding accurate capacitance measurements.
S y n c . 
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Fig. 5.5 Timing diagrams of the photo/sweep measurements, (a) 
the trigger pulse used for synchronization purposes; (b) the 
periodic saw-tooth waveform used to generate the forward 
sweep; (c) the capacitance response of the MOS-C under 
photo-only conditions (region I) and photo/sweep 
conditions (region 2); region 3 is the illuminated fast C-t 
transient right after the termination of forward-sweep; (d) 
the two sampling windows inputed to the DLTS signal 
processor; the adjustable windows specify the time frames 
at which capacitance measurements are performed by the 
signal processor.
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storage time to reach equilibrium for the C-t response is > 1 0 0 /^ , where Iiac is 
the Small signal test frequency (typically f^. =  IMHz)) then we can still 
assume high frequency conditions prevail. In our measurements, the shortest 
illuminated C-t transient storage time was about I  msec. This value is greater 
than 100/IMHz and places capacitance data, in the high frequency domain.
To obtain a complete Jinj “* C0(it+R*) vs Ue plot, we combined 
photo/sweep and forward sweep data. The forward sweep data was derived 
using the MSI-CV System which has a continuously adjustable range of sweep 
rates varying from 0 to 25 V/sec. Each chosen Sweep rate, R = d V /d t, Was 
accurately determined from sweep Voltages recorded periodically as a function 
of known sampling time using a Keithley 175 DVM. Table 5.2 and Table 5.3 
record sample measured and deduced data from the forward sweep had 
photo/sweep measurements (device M14-1). An R+R vs Ue plot constructed 
from the data is shown in Fig. 5.6. Note that the upper portion of the plot is 
derived from the photo/sweep data while the remainder is constructed from 
forward sweep data. Using Eq. (5.18) and the data from Table 5.3, the 
deduced m inority  carrier diffusion length Lp — Lp is about 0.031 cm and the 
corresponding minority carrier lifetime rp is 84 /usec. Employing Eq. (5.17), a 
reasonable good theoretical fit to the experimental plot is achieved if one set 
rn — 600 (Jsec. It should be noted that Tg =  700 /usec employed in the 
computations was obtained from a pulsed C-t transient measurement (see Fig. 
5.7(a) and 5.7(b)).
Figs. 5.8(a) and 5.8(b) show a second set of pulsed C-t transient and 
Zerbst plots from wafer M14. The deduced Tg for device M14-2 is 1.08 msec. 
Accordingly, one would expect rp to be relatively larger for device M14-2 than 
device M14-1. This is indeed found to be the case; computations based on the 
forward-sweep and photo/sweep data yield Lp =  0.036 cm and fp =  112 /isec. 
The corresponding R+R* vs Ue plot is presented in Fig. 5.9. Fitting the knee 
of the experimental plot additionally yields ra — 900 /Usec.
One should note that the 'I-V" plots derived from device M14-1 and 
M14-2 exhibit a distinct diffusion-current dominated characteristics. This is 
not surprising since the Tg parameters for both devices are quite large. The 
recombination current JR_G inside the depletion region is expected to be small 
relative to Jpjpp even at low biases.
It should also be pointed out that the rn parameter comes into play 
through Jr_g in Eq. (5.17). However, since both devices M14-1 and M14-2
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Table 5.2 Sample Forward-sweep Data (Derived From Device M14-1; 
Cp =  303.8 pF.)






0.067 325.40 . 5.71
0.140 328.75 . 6.47
0.280 332.80 7.34 .
0.607 337.50 8.28




Table 5.3 Sample Photo/Sweep Data (Derived From Device M14-1; 
Cf =  303.8 pF.)
R [V/s] Cp2 [pF] Ue2 R* [v/s] Lp [cm]
Data set #1  
Cpj=SSQrS pF 
U el=12.07
10.0 382.280 12.435 22.70 0.031
24.0 364.927 12.799 22.36 0.031
Data set #2 
CF l=362.8 pF 
Uel= 12.507
9.09 364.5 12.740 34.65 0.031
24.0 368.833 13.060 32.50 0.032
Data set #3  
Cf 1=375.8 pF 
Uel= 14.185
9.09 376.233 14.235 177.3 0.032
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Fig. 5.6 R+R vs Ue pldt derived from, device M14-1.
(C0 — 665 pF; Cf =  303.8 pF, X6 =  0.191 /im;
Nd =  1.87X1015 c m '?; A g =  0.03675 cm2; T =  296K; 
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Fig. 5.7 (a) C-t transient of device M14-1 and (b) the corresponding
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Fig. 5.8 (a) C-t transient of device M14-2 and (b) the corresponding
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Fig. 5.9 R+R* vs Ue plot derived from device M14-2.
(C0 =  659.8 pF; Cf =  293.9 pF; X0 =  0.192 fxm;
Nd =  1.668xl015 cm-3; Ag =  0.03675 cm2; T =  296K; 
Tg =  1.08 msec; Tp =  112 fJsec and Tn — 900 /isec.)
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exhibit a relatively small JR_G characteristic, the Ta values obtained from the 
theoretical fit are merely approximations.
Devices on wafer D2, with an expected shorter generation lifetime, were 
purposedly fabricated in an attem pt to investigate the applicability of the 
photo/sweep and forward sweep methods to shorter lifetime devices. Wafer 
D2 was processed using an abbreviated wafer cleaning procedure and a much 
shorter phosphorus gettering time. Figs. 5.10(a) and 5.10(b) show the C-t 
transient and Zerbst plots derived from device D2-1. As expected, Tg is quite 
short, only 20 //sec. Given the quoted Tg value, one would speculate that rp is 
at least small in the near-Si-surface. (The C-t technique only probes the 
near-Si-surface region.) Consequently, JR_G should be correspondingly large. 
Performing the forward-sweep measurements on device D2-1 indicates that 
JR_G does indeed dominate at small biases (see Fig. 5.11)). Rather 
interestingly, however, upon applying the photo/sweep technique to device 
D2-1, we deduced a very large effective bulk diffusion length, a diffusion length 
greater than the thickness of the wafer. This implies that rp in the quasi- 
neutral bulk is a quite large and different from the surface rp value. As 
discussed previously, the precise rp value inside the quasi-neutral bulk cannot 
be determined without knowing sB (which is an unknown quantity) since the 
extracted diffusion length is larger than the thickness of the wafer.
One plausible explanation for the unusual result is that impurities were 
introduced onto the wafer surface during processing. The short gettering 
time, moreover, did not remove the added impurities. Meanwhile, the quasi- 
neutral bulk was properly gettered. As a result, the recombination rates in 
the near-Si-surface and in the bulk differed, thereby leading to two different 
lifetimes.
Turning to another topic, as mentioned in Subsection 5.1.2, the 
illumination-only method requires one to calibrate the light intensity levels to 
equivalent sweep rates R*. One calibration scheme would be to obtain the 
same Op produced by known forward-sweep rates and by known levels of 
low-intensity illumination, giving R =  R. Large R values, corresponding to 
high-intensity illumination, could then be deduced from an extrapolation of 
the calibration plot.
Figure 5.12 shows a sample calibration plot derived with device D514-1. 
It should be mentioned that the intensity levels shown in Fig. 5.11 were taken 







Fig. 5.10 (a) C-t transient of device D2-1 and (b) the corresponding




Dark ©2 . 0 0
1. 00
0 . 0 0






0 H 8 12 16 20
Fig. 5.11 R+R* vs Ue plot derived from device D2-1.
(C0 =  676 pF; Cf =  293.2 pF; X0 =  0.187 fim;
Nd =  1.61xl015 cm-3; Ag =  0.03675 cm2; T =  296K;
Lp =  0.09 cm; r g =  20 /usec; rn — 16 fjsec, rp (at the near-






Fig. 5.12 Photo-calibration plot derived from device D514-1 under 
low-intensity illumination conditions. The extrapolated 
dash line was employed for deducing large R corresponding 
to high-intensity illumination.
107
The complete R+R* vs Ue plot derived from device D514 is shown in Fig. 
5.13. It clearly demonstrates that the data obtained from the calibrated 
illumination method are located on the same "I-V" regime as with the data 
obtained from the forward-sweep and photo/sweep methods. Similar to 
device D2-1, device D514-1 also exhibit a long T1 inside the quasi-neutral bulk 
and a short rr in the near-silicon-surface. A best theoretical fit is obtained 




In this chapter we have explained, analyzed and demonstrated the MOS- 
C photo/sweep technique primarily developed to extract the carrier 
recombination lifetime. The measurement procedures are based on the 
increase in inversion capacitance Cp in response to a set of illumination and 
linear sweep voltages applied to the MOŜ  C. Highly accurate capacitance 
measurements (which are required in the photo/sweep method to extract 
accurate rr) were achieved through the use of the DLTS S4600 system signal 
processor. Relative to other MOS techniques, the photo/sweep measurement 
method is simple, accurate, and allows one to determine Tr under room 
temperature conditions. We have illustrated use of the technique in 
characterizing solar cell material.
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Fig. 5.13 R+R vei^us Ue plot derived from device D514-1.
(C0 =1303.5 pF; Cp =  310 pF; x0 =  0.091/um;
Nd 1.05xl015 c m '3; Ag =  0.03675 cm2; T =  296K;
Lp =0.075 cm; rg — 130.5jusec; Tn — HO ;usec; Tp (at the 




One of the design criteria for improving the silicon solar Cell performance 
is to minimize carrier generation-recombination (G-R) rates throughout the 
device cell. The G-R rates, in turn, are closely related to processing. As a 
result, appropriate test structures, together with a  systematic measurement 
approach, must be employed to characterize carrier generation-recombination.
The purpose of the research was to develop and employ modified and new 
measurement techniques for determining the carrier G-R parameters under 
carrier deficit and low-level carrier excess conditions using MOS-based test 
structures. The structures mainly consisted of MOS-capacitors (MOS-C) and 
Schottky-drained gate-controlled diodes (SGCD). Sample G-R parameters 
were extracted from test structures fabricated on 3-5 ohm-cm, (100)-oriented, 
float zone, n-bulk, silicon solar cell substrates as well as on lower quality n- 
bulk materials for comparison purposes.
Specifically, the photoaccelerated MOS-C Capacitance-time (C-t) 
transient technique, modified from the standard C-t method, was utilized to 
drastically reduce the observation time by simply illuminating the test 
structure during the transient; hence rapidly extracting the carrier generation 
lifetime (Tg) while at the same time retaining the advantages of automated C-t 
measurements. This is important in dealing with solar cell material because of 
the typically long carrier lifetimes. It was shown that, in utilizing the 
photoaccelerated C-t technique, the observation time could be reduced by 
about an order of magnitude. The technique was successfully applied to 
MOS-C’s fabricated on high quality silicon solar cell substrates, MOS-C’s 
which exhibited generation lifetime on the order of I msec.
The SGCD structure, which consisted of an extended Schottky diode 
located next to a  standard MOS-C, was developed and employed for 
extracting the surface generation velocity (sg). The structure has a distinct 
advantage over the conventional PN  junction GCD in that it is only slightly
more complicated to fabricate and interrogate than a simple MOS-C. Typical 
sample Sg values were in the range of 1-3 cm/sec for well-annealed test 
structures. In addition, as a potential useful aside, it was demonstrated that 
steady-state deep-depletion C-V characteristics could be obtained using the
SGCD structure.
An MOS-C photo/sweep measurement technique was developed primarily 
to permit the ready extraction of recombination lifetime (rr) under low-level 
carrier excess conditions. The new technique is based on the change in high 
frequency inversion capacitance in response to a set of illumination and 
forward-sweep voltages applied to the MOS-C. The technique allows one to 
extract Tr under room temperature conditions. It was shown that for 
homogeneous MOS-C’s With long Tg (in I msec range), the extracted Tr was in 
the range of TOO /isecs. It had also been observed that, for some test 
structures, the Tr values at the near-Si-surface were less than the Tr inside the 
quasi-neutral bulk.
Finally, it should be re-emphasize that the work presented in this writing 
was in fact a portion of a larger research program. Cited MOS-based 
measurements established by the author were envisioned to be a means of 
correlating the results derived from the free carrier infra-red absorption 
measurement method. The latter method is under development by the 
author’s colleague, Fati Sanii, and is expected to provide the carrier 
recombination parameters (Tr and Sr) under a broad range of carrier excess 
conditions. The combined systematic measurement approach will ultimately 
permit a complete characterization of carrier generation-recombination in the 
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Appendix A: Wafer Processing
This appendix outlines the step-by-step procedures for wafer cleaning, 
furnace operations, sputtering, photolithography and etching. Abbreviations 
and chemical symbols were used for the following chemicals: ACE-acetone, 
TCA-trichloroethane, HF-hydrofluoric acid, H2O2-Iiydrogen peroxide, H2SO4- 
sulfuric acid, Dl-deionized water, POCl3-phosphorus oxychloride, BHF- 
buffered hydrofluoric acid.
A.1 Chemical Cleaning Procedures
All chemicals used in the following clean-up procedures were of electronic 
grade. The DI water had a resistivity of 18 Mohm-cm. Teflon and fluoroware 
beakers were used for the cleaning.
Initial clean-up procedure # 1
1. ACE — ultrasonically clean for 3 minutes.
2. TCA — ultrasonically clean for 3 minutes.
3. ACE — ultrasonically clean for I minute.
4. Rinse with DI — 15 times.
5. 10:1 DLHF — agitate for I minute, then rinse in DI for several times.
6. 1:1 H20 2:H2S 04 — occasionally agitate for 10 minutes.
7. Rinse in DI — 15 times.
8. 10:1 DLHF -- agitate for I minute, flush in DI for I minute, and then 
rinse in DI several times.
9. Pull dry in DL If the wafer has been cleaned properly, no water should 
cling to the polished surface. If it does, repeat step 5 to 9.
Initial clean-up procedure # 2
1. DI rinse — 15 times.
2. 1:1 H2O2JH2SO4 — occasionally agitate for 10 minutes.
3. 50:1 DLHF — occasionally agitate for 10 minutes.
4. Rinse in DI — 15 times.
5. Pull dry in DL
Re-clean procedure # 3
1. Rinse in DI — several times.
2. 1:1 H2O2JH2SO4 -  IO minutes.
3. Rinse in DI — 15 times.
4. Blow dry in N2.
A.2 Furnace Procedures
The following procedures were adopted and modified from Cheme [89], 
and were used in fabrication procedures involving furnaces. The flow rates of 
gases and temperatures quoted below apply to the Tempress furnaces 
equipped with four inch tubes.
Oxidation —'"IlOO ° C in tube 5
I. N2 purge — 10 minutes (2 liters/minute N2).
2. Load wafers and push to center of furnace in N2 — 3 minutes.
3. Warm-up in N2 — 5 minutes.
4. Oxidize in dry O2 -  31 minute for 0.1 fJm oxide thickness or 2 hours for
0.2 f J m  oxide thickness (2 liters/minute O2).
5. In-situ N2 anneal — 10 minutes.
6. Pull in N2 — 3 minutes.
Phosphorus Gettering — 850 0 C in tube 6
1. O2 purge — 15 minutes (120 cc/minute O2).
2. N2 purge — 15 minutes (3 liters/minute N2).
3. Load wafers and push to the center of furnace in N2 — 3 minutes push.
4. Warm-up in carrier N2 and O2 — 3 minutes (3 liters/min N2, 120 cc/min
O2).
5. Phosphorous source on — 4 or 20 minutes (40 cc/min source N2, 3 
liters/min carrier N2, 120 cc/min O2).
6. Phosphorous source off — 3 minutes.
7. Pull in carrier N2 and O2.
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Posi-MetalUzation Anneal (PMA) — 450 * C in tube 8
1. N2 purge -- 10 minutes (2 liters/minute N2).
2. Load wafers and push to center of furnace — 3 minute push.
3. Anneal for 30 minutes in N2.
4. Pull in N2 — 3 minutes.
A.3 Sputtering Procedures
Pre-check
1. Check the cryopump temperature — 20 K.
2. Switch the pumpdown control to AUTO  mode.
3. Switch. gas control to Ar.
4. SwitchpressuregaugetoST-?.
5. Select the SP UTTER DEPOSIT mode.
6. Select TARG ET S (aluminum target).
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WaferLoading
1. Press the ST A R T  and VENT  buttons simultaneously.
2. W ait for 10 minutes to unseal the vacuum.
3. Press the HOIST button to lift up the hoist.
4. Remove the substrate platform.
5. Load wafers onto the substrate platform.
6. Reinsert the substrate platform. Make sure that the platform does not 
contact the rim of the grounding plate.
7. Press the HOIST  button to lower down the hoist.
8. Make sure the vacuum chamber is closed properly.
9. Press the ST A R T  and PUMP buttons simultaneously.
10. Watch the pressure drops to about 100 microns. The cryopump value 
should engage automatically. If not, press the ST A R T  and PUMP again.
11. When the pressure drops to 0 microns, switch ST2 to EMISSION, then 
press the FILAMENT button.
12. The pressure of the vacuum chamber will gradually drop to IO-7 torr 
range after 4 to 5 hours.
Pre-Sputiering
1. Switch from EMISSION to ST 2.
2. Open the Ar cylinder value.
3. Press the ST A R T  and GAS buttons simultaneously.
4. Flip the TOGGLE switch to on.
5. Adjxist the NEEDLE value until a steady pressure of 6 to 7 mtorr is 
attained.
6. Turn main power on.
7. Press the HOIST POWER  on.
8. Select TABLE I. (so that the substrate platform rotates away from 
target 3.)
9. Slowly and gradually turn the POWER ADJUST  clockwise; adjust the 
FOR WARD and REVERSE  power to 300 watts and 5 watts, respectively, 
by using the LOAD and TUNE knobs.
10. Watch for a purple color plasma.
11. Pre-sputter for about 10 minutes.
127
Sputter-Deposition
1. Turn the POWER ADJUST  counterclockwise to reduce the forward 
power to about 50 watts.
2. Select TABLE S and observe the substrate platform rotates from position 
I to position 3.
3. Adjust the forward power to 100 watts. The reverse power remains at 5 
watts.
4. Sputter for 30 minutes.
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Wafer Removal 
1« Turn the POWER ADJUST  fully counterclockwise.
2. Press the HOIST PO WER to off.
3. Tum  the main power off.
4. Flip the TOGGLE switch to off.
5. Close the Argon cylinder value.
6. Press the ST A R T  and VENT  buttons.
7. Wait for 10 minutes to unseal the vacuum.
8. Press the HOIST button to lift up the hoist.
9. Remove the substrate platform.
10. Unload the wafers.
11. Reinsert the substrate platform.
12. Press the HOIST button to lower down the hoist.
13. Make sure the vacuum chamber is properly sealed.
14. Press the ST A R T  and P  t/MP buttons simultaneously.
15. Watch the pressure drops to about 100 microns. The cryopump value 
should engage automatically. If not, press the ST A R T and  PUMP again.
16. When the pressure drops to 0 microns, switch ST2  to EMISSION , then 
press the FILAMENT button.
A;4 Photolithographic and Etching Procedures
AZ-ISSOJ Positive Photoresist Application
1. Prebake — 10 minutes, HO * C.
2. Apply resist — 4400 rpin, 40 seconds.
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3. Inspect; remove with ACE if necessary.
4. Soft-bake — 15 minutes, 90 * C.
5. Align and UV expose — 1.5 minute exposure time.
6. Develop in AZ Developer for 60 seconds, follow with DI rinse for 60 
seconds.
7. Inspect if the resist patterns are well defined; remove with ACE and start 
from step I if necessary.
8. Hard-bake -  10 minute, HO # C.
AZ-1S50J  Positive Resist Removal
1. Agitate wafer in ACE for 5 minutes.
2. Rinse in fresh ACE for 2 minutes.
3. Rinse in DI for I minute.
4. B lo w d ry in N 2.
K T I 747 Negative Resist Application
1. Prebake — 10 minutes, IlQ 0C.
2. Apply KTI 747 -- 3000 rpm, 40 seconds.
3. Inspect; remove with xylene if necessary.
4. Soft-bake -- 10 minutes, 85 * C.
5. Align and UV expose — 30 second.
6. Develop in Developer II solution for 90 seconds, then rinse in Rinse I 
solution for 30 seconds.
7. Inspect if the resist patterns are well defined. If not, remove with xylene 
and re-start from step I.
8. Hard-bake — 10 minutes, HO 0C.
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K T I 74? Negative Resist Removal
1. Moderately heat wafers in Nophenol for 5 minutes.
2. Rinse in TCA for 3 minutes, then in ACE for 2 minutes.
3. Rinse in DI for I minute.
4. Blow dry in N2.
SiO2 Etching Procedure
1. Estimate etch time in advance; BHF etch rate — lOOOA/min.
2. Agitate wafers in BHF for 80% of the estimated time.
3. Remove and rinse thoroughly in DL
4. Inspect the opening with an microscope.
5. Etch again in BHF and repeat step 3 and 4 until the opening is properly 
etched.
Aluminum Etch Procedures
1. Agitate and watch wafers in aluminum acid etch until the aluminum is 
completely etched off.
2. Rinse 15 times in DL
3. Blow dry in N2.
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Appendix B: Derivation of Eqs. (5.5), (5.6) and (5.7)




^(P+Pi) +  rp(n+ni)
(B.l)
R
n p -n s
rp n p
I  +  - 2 —  ■+ —
Tg nj Te nj
(B.2)
U = + M t -)“ i
(B.3)
Assuming low-level injection, one can express the carrier concentrations as [69]
n =  nje(U-Up) (B.4a)
and




E p -F  p
(B-S)
Ue is defined as the effective voltage (see Fig. 5.2b). In writing Eq. (B.4b) we 
have assumed that the quasi-Fermi level Fp of the minority carrier holes is 
spatially invariant throughout the space-charge region.
Substituting Eqs. (B.4a), (B.4b) and (B.5) into Eq. (B.2) yields
ni(eUe- l )
I , rP U-Up W u r U I -+- — e ■+• e
(B-S)
The relationship between the potential U and normalized electric field F
is [69]
w kT F (U,Up,Ue) —kT dU
Uc------------------- - =  '—1—“  ----




s F(U,UF,Ue) "  Ld
where
(B.7b)
F(U,UF,Ue) -  |e UpfU^e_u4-U—I) +  eUr(eu—U—1 ) | (B.8)
Multiplying both sides of Eq. (B.7b) by qR and integrating both sides 
accordingly gives
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Notice that in writing Eq. (B.9b), we have used the boundary conditions that 
at x= W , U=O and at x = 0 , U = U s. The recombination current Jr_g i® 
expressed as
W
j R-G =  <1 /  ̂ dx 
0
(B.10)
Therefore, Eq. (B.9b) is rewritten as •
j R -G = L D q -7 (eUe- l )  (B-H)
Ts
OT
J r -G =  q — Wr (B.12)
7K
where
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Appendix C: Derivation of the Cp — Ue Relationship [84]
Two major assumptions are made in deriving the Cp-Ue relationship.
First, for an N-bulk MOS-C (which will be assumed henceforth), the quasi- 
Fermi level Fp of the minority hole carrier is taken to be spatially invariant 
throughout the space-charge region. Second, low-level injection conditions are 
assumed to prevail. Under low-level injection conditions, the minority carrier 
hole concentration will be negligible compared to the majority carrier electron 
concentration in the quasi-neutral bulk. Hence little error is introduced by 
taking Fp in the bulk to be the same as that in the space-charge region. In 
other words, we assume Fp is independent of positions throughout the 
substrate. The derivation then parallels the standard high-frequency exact 
C -V q analysis which includes minority carrier redistribution [86,87].
After integrating the Poisson’s equation, the normalized electric field is 
found to be
where
u =  U+u (C.2)
Up =  UpH-Up (€.3)
(C.4)
u is the total normalized potential, U is the normalized dc potential, u is the
136
normalized ac potential, uP is the total normalized quasi-Fermi level for holes, 
Up is the normalized dc quasi-Fermi level, and Up is the normalized ac quasi- 
Fermi level.
The normalized electric field at the Si—SiOo interface is
Fs =F(us,Ur,uP) =  [e”V Us+us- l )  + A e li-Us- ! ) ^
The gate voltage, in turn, can be expressed as
(C.S)
v.-f Us + Us F(UsiUp1Up) (G.6)
Eq. (C.6) can be solved for Up, yielding
Up =  In
(Vo/(kT/q)]-Us
2 ‘ 




With the constraint that the total number of minority carriers remain 
invariant under the high-frequency conditions, we must have
G(us,UF,uP) =  G(Us,Uf ,Up) (C.8)
where
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G(U8lUpiUp) =  / ; ^ )  du (C O)
The G function is proportional to the total minority hole carrier concentration 
in the inversion layer. Expanding the left-hand-side of Eq. (C.8) in Taylor’s 
series and retaining the first-order terms yields
Up





where |0 means the partial derivatives are evaluated under dc bias conditions.
Under the inversion and depletion conditions the depletion width Wp is 




Expanding Eq. (C.5) in a Taylor’s series and, again, retaining only the first- 
order terms, one obtains
Fs =  _dF_ I dF i 




Substituting Eq. (C.10) into Eq. (C.12) gives
Fs dF I dF i dG/duslo
Us “  dus Io duP lo dG/duP |0
(C.13)
Evaluating the four individual partial derivatives on the two right-hand-side
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of Eq. (C.13), and after performing some mathematical manipulation, one 
obtains
Fs _  eUp( l—e~Us)/(l+ A ) +  e~UFfeUs- l )  
Us 2F(Us,Up,Up) (C.14)
where
.  (e Ds+Us-1)/F(Us,UfjUf ) , 
A  =  TT TT --------------------- du
U-% -^ (e u- 1)(e- U+U- l )I 2F3(U,Up,UP)
(C.15)





Wf - - L d
2P(Us>Uf,Uf )
_eUp( l—e~Us)/(IH-A) +  e D‘(eC’- l )
(C.17)
Vg =  - U sH-Us -S- F(UsjUfiUf ) 
q 1<d
(C.18)
Up =  In
[V i/(kT /q)]-U s
XoA1D





UP = U F+Ue (C.20)
